


# LA46 Switchable Graphics System Schematics

<http://hobi-elektronika.net>

Project Code: 91.4GV01.001

PCB(Raw Card): 09911-1



- USB BD
- I/O BD
- CRT BD
- Power BD
- Finger Printer BD
- HDMI BD
- BT BD
- AV BD

| PCB LAYER |        |
|-----------|--------|
| L1:       | Top    |
| L2:       | GND    |
| L3:       | Signal |
| L4:       | Signal |
| L5:       | VCC    |
| L6:       | Signal |
| L7:       | GND    |
| L8:       | Signal |

| CPU DC/DC ISL62882 |          |
|--------------------|----------|
| INPUTS             | OUTPUTS  |
| DCBATOUT           | VCC_CORE |

| SYSTEM DC/DC TPS51123 |                                              |
|-----------------------|----------------------------------------------|
| INPUTS                | OUTPUTS                                      |
| DCBATOUT              | 5V_AUX_S5<br>303V_AUX_S5<br>5V_S5<br>303V_S5 |

| SYSTEM DC/DC RT8209E |         |
|----------------------|---------|
| INPUTS               | OUTPUTS |
| DCBATOUT             | 105V_S3 |

| SYSTEM DC/DC RT8209E |         |
|----------------------|---------|
| INPUTS               | OUTPUTS |
| DCBATOUT             | 105V_S0 |

| SYSTEM DC/DC RT8209E |          |
|----------------------|----------|
| INPUTS               | OUTPUTS  |
| DCBATOUT             | 105V_VTT |

| LDO RT9025 |         |
|------------|---------|
| INPUTS     | OUTPUTS |
| 303V_S5    | 108V_S0 |

| LDO RT9026 |                        |
|------------|------------------------|
| INPUTS     | OUTPUTS                |
| 105V_S3    | 0075_S0<br>DDR_VREF_S3 |

| SYSTEM DC/DC ISL62881 |             |
|-----------------------|-------------|
| INPUTS                | OUTPUTS     |
| DCBATOUT              | VCC_GFXCORE |

| SYSTEM DC/DC ISL62872 |             |
|-----------------------|-------------|
| INPUTS                | OUTPUTS     |
| DCBATOUT              | VGA_CORE_S0 |

| CHARGER BQ24745 |         |
|-----------------|---------|
| INPUTS          | OUTPUTS |
| DCBATOUT        | BT+     |


5  
Processor Strapping

| Pin Name | Strap Description                                          | Configuration (Default value for each bit is 1 unless specified otherwise)                                                                                                                                                                                                                                                                        | Default Value |
|----------|------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| CFG[4]   | Embedded DisplayPort Presence                              | 1: Disabled - No Physical Display Port attached to Embedded DisplayPort.<br>0: Enabled - An external Display Port device is connected to the Embedded Display Port.                                                                                                                                                                               | 1             |
| CFG[3]   | PCI-Express Static Lane Reversal                           | 1: Normal Operation.<br>0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...                                                                                                                                                                                                                                                                            | 1             |
| CFG[0]   | PCI-Express Configuration Select                           | 1: Single PCI-Express Graphics<br>0: Bifurcation enabled                                                                                                                                                                                                                                                                                          | 1             |
| CFG[7]   | Reserved - Temporarily used for early Clarksfield samples. | Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor<br>Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report].<br>For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality. | 0             |


PCH Strapping

| Name                      | Schematics Notes                                                                                                                                                                                                                                             |
|---------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SPKR                      | Reboot option at power-up<br>Default Mode: Internal weak Pull-down.<br>No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.                                                                                        |
| INIT3_3V#                 | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                   |
| GNT3#/<br>GPIO55          | Default Mode: Internal pull-up.<br>Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).                                                                                                                                    |
| INTVRMEN                  | High (1) = Integrated VRM is enabled<br>Low (0) = Integrated VRM is disabled                                                                                                                                                                                 |
| GNT0#,<br>GNT1#           | Default (SPI): Left both GNT0# and GNT1# floating. No pull up required.<br>Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.<br>Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. |
| GNT2#/<br>GPIO53          | Default - Internal pull-up.<br>Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).                                                                                                                             |
| GPIO33                    | Default: Do not pull low.<br>Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.                                                                                                                                               |
| SPI_MOSI                  | Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.<br>Disable iTPM: Left floating, no pull-down required.                                                                                                                                     |
| NV_ALE                    | Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.<br>Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.                                                                                                              |
| NC_CLE                    | Weak internal pull-up. Do not pull low.                                                                                                                                                                                                                      |
| HAD_DOCK_EN#<br>/GPIO[33] | Low (0): Flash Descriptor Security will be overridden.<br>High (1) : Flash Descriptor Security will be in effect.                                                                                                                                            |
| HDA_SDO                   | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                   |
| HDA_SYNC                  | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                   |
| GPIO15                    | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                   |
| GPIO8                     | Weak internal pull-up. Do not pull low.                                                                                                                                                                                                                      |
| GPIO27                    | Default = Do not connect (floating)<br>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.<br>Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.       |

N11M-GE Power Sequence




3  
Sequence AC



PLANAR ID[1..0]

| KBC GPin   | 31 | 23 | Planar ID Version | Planar PCB Version |
|------------|----|----|-------------------|--------------------|
| PLANAR_IDn | 1  | 0  |                   |                    |
|            | 0  | 0  | LA46 - SA         | SA                 |
|            | 0  | 1  | LA46 - SB         | SB                 |
|            | 1  | 0  | LA46 - SB         | SC                 |
|            | 1  | 1  |                   | -1                 |
|            |    |    |                   |                    |




<Core Design>



緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Tapei Hsien 221, Taiwan, R.O.C




| Title                                           |                         |        |
|-------------------------------------------------|-------------------------|--------|
| 02 Reference                                    |                         |        |
| Size A2                                         | Document Number LA46 MB | Rev -1 |
| Date: Wednesday, January 27, 2010 Sheet 2 of 58 |                         |        |



| VGA 27M | RNT1  | R75   | X1    | R79   | R80   | C107  | C131  |
|---------|-------|-------|-------|-------|-------|-------|-------|
| Crystal | DY    | DY    | Mount | Mount | Mount | Mount | Mount |
| CLK GEN | Mount | Mount | DY    | DY    | DY    | DY    | DY    |





|       |                  |        |
|-------|------------------|--------|
| FSC   | 0                | 1      |
| SPEED | 133MHz (Default) | 100MHz |




**Layout Notes:**

Make sure that the stubs to the test points(CK\_PWRGD, CLK\_EN#, GEN\_XTAL\_OUT) in the layout are as short as possible on the high speed signals.







&lt;Core Design&gt;

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C


## 06 CPU (3/7)-MEM INTERFACE

|        |                           |               |
|--------|---------------------------|---------------|
| Size   | Document Number           | Rev           |
| Custom | <b>LA46 MB DIS</b>        | -1            |
| Date:  | Tuesday, January 26, 2010 | Sheet 6 of 58 |

Date: Tuesday, January 26, 2010 Sheet 6 of 5

Date: Tuesday, January 26, 2010 Sheet 6 of 5

PROCESSOR CORE POWER  
48A -->Arrandale



AUBURNDAL


1.1V RAIL POWER

CPU CORE SUPPLY

POWER


CPU VIDS







SENSE LINES





The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.



Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V





SB 1022 Remove







| PCI-Express Configuration Select |                                       |
|----------------------------------|---------------------------------------|
| CFG0                             | 1:Single PEG<br>0:Bifurcation enabled |





| CFG3 - PCI-Express Static Lane Reversal |                                                                          |
|-----------------------------------------|--------------------------------------------------------------------------|
| CFG3                                    | 1 :Normal Operation<br>0 :Lane Numbers Reversed<br>15 -> 0, 14 -> 1, ... |





| CFG4 - Display Port Presence |                                                                                                                                                                |
|------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CFG4                         | 1:Disabled; No Physical Display Port attached to Embedded Display Port<br>0:Enabled; An external Display Port device is connected to the Embedded Display Port |


| CFG7(Reserved) - Temporarily used for early Clarksfield samples. |                                                                                                                                                                                                                                                                                                                                               |
|------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CFG7                                                             | Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.<br><br>Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report].<br>For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality. |



CPU TEMP:  
H\_THERMDA and H\_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.









H = 8mm

**SO-DIMMB is placed farther from the Processor than SO-DIMMA**


**Note:**  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

## SODIMM B DECOUPLING






When unused all JTAG pins may be NC




SPI\_CS0#, SPI\_MISO, SPI\_MOSI, SPI\_CLK:  
No series resistor required if routing length is 1.5"-6.5"

**SPI\_MOSI** Enable iTPM: Connect to Vcc3\_3 with 8.2-kΩ weak pull-up resistor.  
Disable iTPM: Left floating, no pull-down required




|                                          |             |            |
|------------------------------------------|-------------|------------|
| integrated VccSus1_05,VccSus1_5,VccCl1_5 |             |            |
| INTVRMEN                                 | High=Enable | Low=Disabl |
| integrated VccLan1_05VccCl1_05           |             |            |
| LAN100_SLP                               | High=Enable | Low=Disabl |







**PCH: 71.0IBEX.G0U**








ODD




**<Core Design>**
















These pins are left as NC, because the function is disable.



| BOOT BIOS Strap |           |                    |
|-----------------|-----------|--------------------|
| PCI_GNT#0       | PCI_GNT#1 | BOOT BIOS Location |
| 0               | 0         | LPC(Default)       |
| 1               | 0         | Reserved           |
| 0               | 1         | PCI                |
| 1               | 1         | SPI                |



These pins are left as NC, because the function is disable.


| DMI Termination Voltage |                                               |
|-------------------------|-----------------------------------------------|
| NV_CLE                  | Set to Vss when Low.<br>Set to Vcc when High. |

Sanbury Technology:  
Disabled when Low.  
Enable when High.

| Pair | Device         |
|------|----------------|
| 0    | NC             |
| 1    | USB3           |
| 2    | USB1           |
| 3    | WLAN           |
| 4    | Card Reader    |
| 5    | WMAN           |
| 6    | Disable (HM55) |
| 7    | Disable (HM55) |
| 8    | USB2           |
| 9    | Blue Tooth     |
| 10   | Finger Print   |
| 11   | NC             |
| 12   | Express Card   |
| 13   | Camera         |



SC 1208, BOM Change to 20ohm for fine tune USB signal



| A16 swap override Strap/Top-Block Swap Override jumper |                                                                           |
|--------------------------------------------------------|---------------------------------------------------------------------------|
| PCI_GNT#3                                              | Low = A16 swap override/Top-Block Swap Override enabled<br>High = Default |

|      |                        |        |
|------|------------------------|--------|
| OC#0 | Port 0 & 1             | EHCI 1 |
| OC#1 | Port 2 & 3             |        |
| OC#2 | Port 4 & 5             |        |
| OC#3 | Port 6 & 7             | EHCI 2 |
| OC#4 | Port 8 & 9             |        |
| OC#5 | Port 10 & 11           |        |
| OC#6 | Port 12 & 13           |        |
| OC#7 | Floater OC# (not used) |        |






<Core Design>

D

C

B

A



GPIO8 has a weak[20K] internal pull up. No need to have external pull down/up. GPIO8 pin set to high at reset.



GPIO15 has a weak[20K] internal pull down. No need to have external pull up/down. GPIO 15 pin is set to low at reset. Low : ME Crypto TLS with no confidentiality High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up. To enable on-die PLL Voltage regulator, should not place external pull down.

SATACLKREQ#:  
When used as SATACLKREQ#, this pin is open drain and should use a pull-up resistor.







D

C

B








A

D

C

B





A








| FUNCTION TABLE |                                                                                                                                                                                                          |                                          |
|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|
| SEL            | FUNCTION                                                                                                                                                                                                 | OUTPUT                                   |
| L              | TMDSn+ = ATMDSn+<br>TMDSn- = ATMDSn-<br>TMDSCLK+ = ATMDSCLK+<br>TMDSCLK- = ATMDSCLK-<br>BTMDSn+ = High Impedance<br>BTMDSn- = High Impedance<br>BTMDSCLK+ = High Impedance<br>BTMDSCLK- = High Impedance | TMDSn+<br>TMDSn-<br>TMDSCLK+<br>TMDSCLK- |
| H              | TMDSn+ = BTMDSn+<br>TMDSn- = BTMDSn-<br>TMDSCLK+ = BTMDSCLK+<br>TMDSCLK- = BTMDSCLK-<br>ATMDSn+ = High Impedance<br>ATMDSn- = High Impedance<br>ATMDSCLK+ = High Impedance<br>ATMDSCLK- = High Impedance | TMDSn+<br>TMDSn-<br>TMDSCLK+<br>TMDSCLK- |




| E | S | YA   | YB   | YC   | YD   | Function |
|---|---|------|------|------|------|----------|
| H | X | Hi-Z | Hi-Z | Hi-Z | Hi-Z | Disable  |
| L | L | IA0  | IB0  | IC0  | ID0  | S = 0    |
| L | H | IA1  | IB1  | IC1  | ID1  | S = 1    |

# LCD/INVERTER/CCD CONN




## CAMERA POWER







### DDC\_CLK & DATA level shift













# SATA Connector




# ODD Connector









SB ASM by SW require




for AR8131M apply in the future






<Core Design>

- 1.route on bottom as differential pairs.
- 2.Tx+Tx- are pairs. Rx+Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



## LAN Connector







|                    |   |                  |
|--------------------|---|------------------|
| AFTP107 AFTE14P-GP | 1 | 3D3V_S0          |
| AFTP103 AFTE14P    | 1 | 3D3V_S5          |
| AFTP104 AFTE14P-GP | 1 | 1D5V_S0          |
| AFTP99 AFTE14P     | 1 | 5V_S5            |
| AFTP98 AFTE14P-GP  | 1 | E51 Rx/D         |
| AFTP93 AFTE14P-GP  | 1 | E51 Tx/D         |
| AFTP91 AFTE14P     | 1 | PCIE_WAKE#       |
| AFTP84 AFTE14P     | 1 | MINI1_CLKREQ#    |
| AFTP190 AFTE14P-GP | 1 | CLK_PCIE_MINI1#  |
| AFTP188 AFTE14P    | 1 | CLK_PCIE_MINI1   |
| AFTP109 AFTE14P    | 1 | PCIE_RXN2        |
| AFTP108 AFTE14P    | 1 | PCIE_RXP2        |
| AFTP105 AFTE14P    | 1 | PCIE_TXN2        |
| AFTP106 AFTE14P-GP | 1 | PCIE_TXP2        |
| AFTP185 AFTE14P    | 1 | PLT_RST#         |
| AFTP184 AFTE14P    | 1 | WIFI_RF_EN       |
| AFTP182 AFTE14P-GP | 1 | SMB_CLK          |
| AFTP181 AFTE14P    | 1 | SMB_DATA         |
| AFTP180 AFTE14P    | 1 | WLAN_LED#        |
| AFTP178 AFTE14P    | 1 | MIN2_CLKREQ#     |
| AFTP187 AFTE14P    | 1 | USBPN3           |
| AFTP189 AFTE14P-GP | 1 | USBPP3           |
| AFTP177 AFTE14P    | 1 | CLK_PCIE_MINI2#  |
| AFTP179 AFTE14P    | 1 | CLK_PCIE_MINI2   |
| AFTP194 AFTE14P-GP | 1 | USBPP4           |
| AFTP193 AFTE14P-GP | 1 | USBPN4           |
| AFTP176 AFTE14P-GP | 1 | CLK48_Cardreader |
| AFTP101 AFTE14P-GP | 1 | PCIE_TXP4        |
| AFTP100 AFTE14P    | 1 | PCIE_TXN4        |
| AFTP95 AFTE14P     | 1 | PCIE_RXP4        |
| AFTP94 AFTE14P-GP  | 1 | PCIE_RXN4        |
| AFTP174 AFTE14P-GP | 1 | CLK_PCIE_NEW     |
| AFTP173 AFTE14P    | 1 | CLK_PCIE_NEW#    |
| AFTP80 AFTE14P     | 1 | USBPP12          |
| AFTP79 AFTE14P     | 1 | USBPN12          |
| AFTP81 AFTE14P-GP  | 1 | 3G_LED#          |
| AFTP78 AFTE14P     | 1 | PM_SLP_S3#       |
| AFTP82 AFTE14P     | 1 | PM_SLP_S4#       |
| AFTP83 AFTE14P     | 1 | NEW_CLKREQ#      |
| AFTP89 AFTE14P     | 1 | PCIE_TXN3        |
| AFTP88 AFTE14P-GP  | 1 | PCIE_TXP3        |
| AFTP90 AFTE14P     | 1 | PCIE_RXN3        |
| AFTP85 AFTE14P     | 1 | PCIE_RXP3        |
| AFTP192 AFTE14P    | 1 | USBPN5           |
| AFTP191 AFTE14P    | 1 | USBPP5           |
| AFTP177 AFTE14P-GP | 1 | LED_WMAX#        |
| AFTP76 AFTE14P     | 1 | WWAN_EN          |

USB3



Connect to USB BD




USB x 2 Connector




<http://hobi-elektronika.net>



Bluetooth Power














BT




| Pin | Pin Name |
|-----|----------|
| 1   | V3V3     |
| 2   | GND      |
| 3   | USB D+   |
| 4   | USB D-   |
| 5   | LINK_IND |

<Core Design>







### EC BIOS Flash ROM




### System BIOS Flash ROM




### TOUCH PAD




### Finger printer






### G-Sensor








### GOLDEN FINGER FOR DEBUG BOARD

















-1 0126 BOM Change



$$V_{out} = 2 * (1 + R1/R2)$$

|         | GND                  | VREF                 | VREG3                | VREG5                |
|---------|----------------------|----------------------|----------------------|----------------------|
| SKIPSEL | AUTOSKIP             | PWM                  | 00A AUTOSKIP         | 00A AUTOSKI          |
| TONSEL  | 200k/CH1<br>250k/CH2 | 245k/CH1<br>305k/CH2 | 300k/CH1<br>375k/CH2 | 365k/CH1<br>460k/CH2 |

<Core Design>


通資創緯

**Wistron Corporation**  
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C


|       |                     |
|-------|---------------------|
| Title | 40 TPS51123 5V/3D3V |
|-------|---------------------|

|        |                             |                |
|--------|-----------------------------|----------------|
| Size   | Document Number             | Rev            |
| Custom | <b>LA46 MB DIS</b>          | -              |
| Date:  | Wednesday, January 27, 2010 | Sheet 40 of 58 |


# <http://hobi-elektronika.net> **RT8209E for 1D5V**






## **RT8209E for 1D05V**



# RT8209E for 1D05V\_VTT








# http://hobi-elektronika.net

## ISL62872 FOR VGA\_CORE\_PWR




For 40nm GPU the Core and GPI05/6 relationship as below:

| GPI06/VID1 | GPI05/VID0 | Core  |
|------------|------------|-------|
| 0          | 0          | 0.83V |
| 0          | 1          | 0.88V |
| 1          | 0          | 0.93V |
| 1          | 1          | 1.03V |


SB 1031 R380 Change to 64.20R55.6DL  
R384 Change to 64.18725.6DL  
R389 Change to 64.31625.6DL  
to rise up VGA voltage for NV suggestion.

<Core Design>


|                                                                                                                   |                             |
|-------------------------------------------------------------------------------------------------------------------|-----------------------------|
| <b>緯創資通</b> Wistron Corporation<br>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                             |
| Title                                                                                                             | <b>45 ISL62872 VGA CORE</b> |
| Size                                                                                                              | Document Number             |
| Customer                                                                                                          | <b>LA46 MB DIS</b>          |
| Date                                                                                                              | Tuesday, January 26, 2010   |
| Sheet                                                                                                             | 45 of 58                    |
| Rev                                                                                                               | -1                          |




Adaptor in to generate DCBATOUT




BATTERY CONNECTOR





<Core Design>




-1 0116




SC 1130 Remove H2  
-1 0110





ZZ.00PAD.N11




ZZ.00PAD.581



SC 1130 CHECK, H6,H7 change to ZZ.00PAD.C91




SC 1209




SB 1016 change to  
ZZ.00PAD.951




ZZ.00PAD.951




SB 1016 change to  
34.4Y702.101




ZZ.00PAD.N11




ZZ.00PAD.N11




ZZ.00PAD.N11




SB 1016 change to  
34.4GV07.001




SB 1016 change to  
34.4GV09.001




ZZ.00PAD.581




ZZ.00PAD.921




ZZ.00PAD.921




ZZ.00PAD.921




SB 1016 change to  
34.4GV08.001




SB 1016 change  
to ZZ.00PAD.951




SB 1016 change to  
34.4Y702.101




SB 1016 Add 34.4GV07.001





SB 1019 Add GND PAD




SB 1021 Add ZZ.00PAD.911



SB 1021 Add GNDPADSR236



-1 0116








-1 0107 ASM for EMI

<Core Design>


緯創資通

Wistron Corporation  
21F.8B,Sec.1,Hsin Tai Wu Rd.,Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C




<Core Design>

+3VS to 1.8V Transfer





SC 1208  
NV suggest to use 200K, need check



+3VS to 3.3V\_DELAY Transfer


3.3v (580mA)






system turn on 3D3V\_S0\_NV --> VGA\_CORE\_S0  
DGPU\_PWROK --> FBVDD, 1D05V\_S0\_NV, 1D8V\_S0\_NV

A3? 71.0N11M.C0U

http://hobi-elektronika.net










<Core Design>


|                         |                           |                                                                          |          |
|-------------------------|---------------------------|--------------------------------------------------------------------------|----------|
| <b>緯創資通</b>             |                           | <b>Wistron Corporation</b>                                               |          |
|                         |                           | 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsiehth,<br>Taipei Hsien 221, Taiwan, R.O.C |          |
| Title                   |                           |                                                                          |          |
| <b>53 N11M(3/6) DAC</b> |                           |                                                                          |          |
| Size                    | Document Number           |                                                                          | Rev      |
| Custom                  | <b>LA46 MB DIS</b>        |                                                                          | -1       |
| Date:                   | Tuesday, January 26, 2010 | Sheet                                                                    | 53 of 58 |











<Core Design>

|                                                                                       |                                       |                                                                                                              |           |
|---------------------------------------------------------------------------------------|---------------------------------------|--------------------------------------------------------------------------------------------------------------|-----------|
|  |                                       | <b>Wistron Corporation</b><br>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title<br><b>56 N11M(6/6) GND</b>                                                      |                                       |                                                                                                              |           |
| Size<br>Custom                                                                        | Document Number<br><b>LA46 MB DIS</b> |                                                                                                              | Rev<br>-1 |
| Date:<br>Tuesday, January 26, 2010                                                    | Sheet<br>56                           | of<br>58                                                                                                     |           |



2nd: 72.51G63.C0U (IC SDRAM H5TQ1G63BFR-12C FBGA)

