


See "TEXT" in 0MEMO or 1MEMO property in component

Bolsena Block Diagram

91.4C501.001 (04243)



Power Block Diag -> Page 40

Port Replicator 4 (124 PIN)

AC IN	RJ45-11	SEARIAL PORT	CRT	PRINTER	PS2	MIC	LINE IN	LINE OUT	TV OUT	DVI	PCIeX2	SMBUS
-------	---------	--------------	-----	---------	-----	-----	---------	----------	--------	-----	--------	-------

<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BLOCK DIAGRAM	
Size A3	Document Number
Bolsena	
Date: Tuesday, April 12, 2005	Sheet 1 of 58

PCI Routing

	IDSEL	IRQ	REQ/GNT
MiniPCI	21	F	0
LAN	23	H	2
7411	22	E (CardBus)	1
7411	22	G (1394)	1
7411	22	E (FlashMedia)	1

Ref.	function	schematic	BOM

U81	cpu socket	62.10055.091 (DON'T CHANGE) (3mm high)	
U80	north bridge	71.RS48M.00U 71.RS48M.B0U (ver A22)	
U43	south bridge	71.SB400.B0U 71.SB400.D0U (ver A32)	
U32	clock gen.	71.00137.A0W 71.00137.B0W	

U70	VGA M24	71.0M26P.00U 71.00M24.C0U	
U64	VRAM FOR M24	72.55732.B0U 72.52832.E05	
U65	VRAM FOR M24	72.55732.B0U 72.52832.E05	
U69	VRAM FOR M24	72.55732.B0U 72.52832.E05	
U71	VRAM FOR M24	72.55732.B0U 72.52832.E05	

U70	VGA M26	71.0M26P.00U (DON'T CHANGE)	
U64	VRAM FOR M26	72.55732.B0U (DON'T CHANGE)	
U65	VRAM FOR M26	72.55732.B0U (DON'T CHANGE)	
U69	VRAM FOR M26	72.55732.B0U (DON'T CHANGE)	
U71	VRAM FOR M26	72.55732.B0U (DON'T CHANGE)	

U66	BIOS SOCKET	72.39040.G03 62.10002.032 (NO NEED WHEN PD)	
U66	BIOS IC	72.39040.G03 72.39040.H03 (DIP STAGE IN LAB, SMT IN PD)	

LOUT1	AUDIO	22.10257.001 22.10147.031 (NO SPDIF)	

U75	GIGA LAN	71.08110.00G 71.08110.A0G	
U75	10/100 LAN	71.08110.00G 71.08100.C0G	


HDD1		20.80175.044 20.80592.044	
SATA1		20.F0614.022 20.F0665.022	
EZ4		20.80579.120 20.80591.120 (AFTER SB)	

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CHANGE HISTORY		
Size	Document Number	Rev
A3	Bolsena	1
Date: Thursday, March 31, 2005		Sheet 2 of 58



HTT for CPU sideA
Transmit power
and NB sideA Receive
power

HTT for CPU sideB
Receive power
and NB sideA
Transmit power

LAYOUT: Place bypass cap on topside of board near
HTT power pins that are not connected directly to
downstream HTT device, but connected internally to
other HTT power pins.

Used SideB Power Plane

Used SideA Power Plane


ME : 60.10055.091
(3MM HEIGHT)

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU(1/4)_HyperTransport I/F			
Size	Document Number		Rev
A3	Bolsena		-1
Date: Thursday, March 31, 2005		Sheet 4 of	58


2D5V_VDDA_S0



AMD SUGGEST TO USE 2D5V_CPUA_S0






KEMET,NT:5.7, B2 size
ST100U4VBM-1 (80.10716.321)
Iripple=1.1A,ESR=70mohm
SANYO, NTS:6.1
Iripple=1.1A,ESR=70mohm
3.5/2.8/2.0
77.21071.031

AMD suggest voltage from 2D5V_S0 to 2D5V_S3 differentially impedance 100




Validation Test Points

LAYOUT: Place close to the CPU.




LAYOUT: Route FBCLKOUT_H/L differentially impedance 80



Connect to VDDIO for AMD suggest.


THERMTRIP#Level shift to SB400



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


CPU(3/4)_Control & Debug		
Size A3	Document Number	Rev -1
Date: Thursday, March 31, 2005	Bolsena	Sheet 6 of 58



M_AA0 112
M_AA1 111
M_AA2 110
M_AA3 109
M_AA4 108
M_AA5 107
M_AA6 106
M_AA7 105
M_AA8 102
M_AA9 101
M_AA10 115
M_AA11 100
M_AA12 99


M_ABS#0 117
M_ABS#1 116

M_DATA R 0 5
M_DATA R 1 7
M_DATA R 2 13
M_DATA R 3 17
M_DATA R 4 6
M_DATA R 5 8
M_DATA R 6 14
M_DATA R 7 18
M_DATA R 8 19
M_DATA R 9 23
M_DATA R 10 29
M_DATA R 11 31
M_DATA R 12 20
M_DATA R 13 24
M_DATA R 14 30
M_DATA R 15 32
M_DATA R 16 41
M_DATA R 17 43
M_DATA R 18 49
M_DATA R 19 53
M_DATA R 20 42
M_DATA R 21 44
M_DATA R 22 50
M_DATA R 23 54
M_DATA R 24 55
M_DATA R 25 59
M_DATA R 26 65
M_DATA R 27 67
M_DATA R 28 56
M_DATA R 29 60
M_DATA R 30 66
M_DATA R 31 68
M_DATA R 32 127
M_DATA R 33 129
M_DATA R 34 135
M_DATA R 35 139
M_DATA R 36 128
M_DATA R 37 130
M_DATA R 38 136
M_DATA R 39 140
M_DATA R 40 141
M_DATA R 41 145
M_DATA R 42 151
M_DATA R 43 153
M_DATA R 44 142
M_DATA R 45 146
M_DATA R 46 152
M_DATA R 47 154
M_DATA R 48 163
M_DATA R 49 165
M_DATA R 50 171
M_DATA R 51 175
M_DATA R 52 164
M_DATA R 53 166
M_DATA R 54 172
M_DATA R 55 176
M_DATA R 56 177
M_DATA R 57 181
M_DATA R 58 187
M_DATA R 59 189
M_DATA R 60 178
M_DATA R 61 182
M_DATA R 62 186
M_DATA R 63 190



REVERSE TYPE 5.2MM

/CS0 121
/CS1 122
CKE0 96
CKE1 95
DQ#0 11
DQ#1 25
DQ#2 47
DQ#3 61
DQ#4 133
DQ#5 147
DQ#6 169
DQ#7 183
DQ#8 77
DM#0 12
DM#1 26
DM#2 48
DM#3 62
DM#4 134
DM#5 148
DM#6 170
DM#7 184
DM#8 78
CK#0 35
CK#1 37
/CK#0 160
/CK#1 158
CK#2 89
/CK#2 91
SCL 195
SDA 193
SA0 194
SA1 196
SA2 198
VDD 9
VDD 10
VDD 21
VDD 22
VDD 33
VDD 34
VDD 36
VDD 45
VDD 46
VDD 57
VDD 58
VDD 69
VDD 70
VDD 81
VDD 82
VDD 92
VDD 93
VDD 94
VDD 113
VDD 114
VDD 131
VDD 132
VDD 143
VDD 144
VDD 155
VDD 156
VDD 157
VDD 167
VDD 168
VDD 179
VDD 180
VDD 191
VDD 192
VSS 3
VSS 4
VSS 15
VSS 16
VSS 27
VSS 28
VSS 38
VSS 39
VSS 40
VSS 51
VSS 52
VSS 63
VSS 64
VSS 75
VSS 76
VSS 87
VSS 88
VSS 90
VSS 103
VSS 104
VSS 125
VSS 126
VSS 137
VSS 138
VSS 149
VSS 150
VSS 159
VSS 161
VSS 162
VSS 173
VSS 174
VSS 185
VSS 186
VSS 202



NOT SUPPORT ECC CHECK
AMD suggested pull-low


Part Number = 62.10017.201
DDR-SODIMM-R-U2

ME : 62.10017.201
2nd : 62.10017.701

M_BA0 112
M_BA1 111
M_BA2 110
M_BA3 109
M_BA4 108
M_BA5 107
M_BA6 106
M_BA7 105
M_BA8 102
M_BA9 101
M_BA10 115
M_BA11 100
M_BA12 99


M_BBS#0 117
M_BBS#1 116

M_DATA R 0 5
M_DATA R 1 7
M_DATA R 2 13
M_DATA R 3 17
M_DATA R 4 6
M_DATA R 5 8
M_DATA R 6 14
M_DATA R 7 18
M_DATA R 8 19
M_DATA R 9 23
M_DATA R 10 29
M_DATA R 11 31
M_DATA R 12 20
M_DATA R 13 24
M_DATA R 14 30
M_DATA R 15 32
M_DATA R 16 41
M_DATA R 17 43
M_DATA R 18 49
M_DATA R 19 53
M_DATA R 20 42
M_DATA R 21 44
M_DATA R 22 50
M_DATA R 23 54
M_DATA R 24 55
M_DATA R 25 59
M_DATA R 26 65
M_DATA R 27 67
M_DATA R 28 56
M_DATA R 29 60
M_DATA R 30 66
M_DATA R 31 68
M_DATA R 32 127
M_DATA R 33 129
M_DATA R 34 135
M_DATA R 35 139
M_DATA R 36 128
M_DATA R 37 130
M_DATA R 38 136
M_DATA R 39 140
M_DATA R 40 141
M_DATA R 41 145
M_DATA R 42 151
M_DATA R 43 153
M_DATA R 44 142
M_DATA R 45 146
M_DATA R 46 152
M_DATA R 47 154
M_DATA R 48 163
M_DATA R 49 165
M_DATA R 50 171
M_DATA R 51 175
M_DATA R 52 164
M_DATA R 53 166
M_DATA R 54 172
M_DATA R 55 176
M_DATA R 56 177
M_DATA R 57 181
M_DATA R 58 187
M_DATA R 59 189
M_DATA R 60 178
M_DATA R 61 182
M_DATA R 62 186
M_DATA R 63 190



REVERSE TYPE 9.2MM



/CS0 121
/CS1 122
CKE0 96
CKE1 95
DQ#0 11
DQ#1 25
DQ#2 47
DQ#3 61
DQ#4 133
DQ#5 147
DQ#6 169
DQ#7 183
DQ#8 77
DM#0 12
DM#1 26
DM#2 48
DM#3 62
DM#4 134
DM#5 148
DM#6 170
DM#7 184
DM#8 78
CK#0 35
CK#1 37
/CK#0 160
/CK#1 158
CK#2 89
/CK#2 91
SCL 195
SDA 193
SA0 194
SA1 196
SA2 198
VDD 9
VDD 10
VDD 21
VDD 22
VDD 33
VDD 34
VDD 36
VDD 45
VDD 46
VDD 57
VDD 58
VDD 69
VDD 70
VDD 81
VDD 82
VDD 92
VDD 93
VDD 94
VDD 113
VDD 114
VDD 131
VDD 132
VDD 143
VDD 144
VDD 155
VDD 156
VDD 157
VDD 167
VDD 168
VDD 179
VDD 180
VDD 191
VDD 192
VSS 3
VSS 4
VSS 15
VSS 16
VSS 27
VSS 28
VSS 38
VSS 39
VSS 40
VSS 51
VSS 52
VSS 63
VSS 64
VSS 75
VSS 76
VSS 87
VSS 88
VSS 90
VSS 103
VSS 104
VSS 125
VSS 126
VSS 137
VSS 138
VSS 149
VSS 150
VSS 159
VSS 161
VSS 162
VSS 173
VSS 174
VSS 185
VSS 186
VSS 202



! NOT THIS LIBRARY


62.10017.391
ME : 62.10017.391

M_ADM#0
M_ADM#1
M_ADM#2
M_ADM#3
M_ADM#4
M_ADM#5
M_ADM#6
M_ADM#7



DDR1(Reverse 5.2mm)

DDR2(Reverse 9.2mm)



(Bottom view)

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


DDR SO-DIMM SKT

Size A3 Document Number Rev -1

Date: Thursday, March 31, 2005 Sheet 8 of 58


SERIES DAMPING

PLACE RNs CLOSE TO FIRST DIMM, < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS,
CB PINS



PARALLEL TERMINATION






PULL HIGH STUBS < 0.8", PLACE RPs CLOSE TO SECOND DM (DM2)
NO EQUAL LENGTH LIMITATION



05/10
Remove the damping resistor for AMD suggest.


<Variant Name>

Title		Wistron Corporation	
Size A3		Document Number	
Date: Thursday, March 31, 2005		Rev -1	
Sheet 9 of 58		Bolsena	



CLAW HAMMER TO NB

NB TO CLAW HAMMER



AROUND NB

4 CPUCADOUT[15..0] >>>>
4 CPUCADOUTJ[15..0] >>>>4 CPUHTTCLKOUT1 >>>>
4 CPUHTTCLKOUTJ1 >>>>
4 CPUHTTCLKOUT0 >>>>
4 CPUHTTCLKOUTJ0 >>>>
4 CPUHTTCTLOUT0 >>>>
4 CPUHTTCTLOUTJ0 >>>>

1D2V_S0

CPUCADOUT15 T26 HT_RXCAD15P
CPUCADOUT15 R26 HT_RXCAD15N
CPUCADOUT14 U25 HT_RXCAD14P
CPUCADOUT14 U24 HT_RXCAD14N
CPUCADOUT13 V26 HT_RXCAD13P
CPUCADOUT13 U26 HT_RXCAD13N
CPUCADOUT12 W25 HT_RXCAD12P
CPUCADOUT12 W24 HT_RXCAD12N
CPUCADOUT11 AA25 HT_RXCAD11P
CPUCADOUT11 AA24 HT_RXCAD11N
CPUCADOUT10 AB26 HT_RXCAD10P
CPUCADOUT10 AA26 HT_RXCAD10N
CPUCADOUT9 AC25 HT_RXCAD9P
CPUCADOUT9 AC24 HT_RXCAD9N
CPUCADOUT8 AD26 HT_RXCAD8P
CPUCADOUT8 AC26 HT_RXCAD8N

CPUCADOUT7 R29 HT_RXCAD7P
CPUCADOUT7 R28 HT_RXCAD7N
CPUCADOUT6 T30 HT_RXCAD6P
CPUCADOUT6 R30 HT_RXCAD6N
CPUCADOUT5 T28 HT_RXCAD5P
CPUCADOUT5 T29 HT_RXCAD5N
CPUCADOUT4 V29 HT_RXCAD4P
CPUCADOUT4 U29 HT_RXCAD4N
CPUCADOUT3 Y30 HT_RXCAD3P
CPUCADOUT3 W30 HT_RXCAD3N
CPUCADOUT2 Y28 HT_RXCAD2P
CPUCADOUT2 Y29 HT_RXCAD2N
CPUCADOUT1 AB29 HT_RXCAD1P
CPUCADOUT1 AA29 HT_RXCAD1N
CPUCADOUT0 AC29 HT_RXCAD0P
CPUCADOUT0 AC28 HT_RXCAD0N

CPUHTTCLKOUT1 Y26 HT_RXCLK1P
CPUHTTCLKOUTJ1 W26 HT_RXCLK1N
CPUHTTCLKOUT0 W29 HT_RXCLK0P
CPUHTTCLKOUTJ0 W28 HT_RXCLK0N
CPUHTTCTLOUT0 P29 HT_RXCTLP
CPUHTTCTLOUTJ0 N29 HT_RXCTLN

U80A

PART 10F6

HYPER TRANSPORT CPU I/F

HT_TXCAD15P R24 NB0CADOUT15
HT_TXCAD15N R25 NB0CADOUTJ15
HT_TXCAD14P N26 NB0CADOUT14
HT_TXCAD14N P26 NB0CADOUTJ14
HT_TXCAD13P N25 NB0CADOUT13
HT_TXCAD13N L26 NB0CADOUT12
HT_TXCAD12P M26 NB0CADOUTJ12
HT_TXCAD12N J26 NB0CADOUT11
HT_TXCAD11P K26 NB0CADOUTJ11
HT_TXCAD11N J24 NB0CADOUT10
HT_TXCAD10P J25 NB0CADOUTJ10
HT_TXCAD10N G26 NB0CADOUT9
HT_TXCAD9P H26 NB0CADOUTJ9
HT_TXCAD9N G24 NB0CADOUT8
HT_TXCAD8P G25 NB0CADOUTJ8
HT_TXCAD8N

HT_TXCAD7P L30 NB0CADOUT7
HT_TXCAD7N M30 NB0CADOUTJ7
HT_TXCAD6P L28 NB0CADOUT6
HT_TXCAD6N L29 NB0CADOUTJ6
HT_TXCAD5P J29 NB0CADOUT5
HT_TXCAD5N K29 NB0CADOUTJ5
HT_TXCAD4P H30 NB0CADOUT4
HT_TXCAD4N H29 NB0CADOUTJ4
HT_TXCAD3P E29 NB0CADOUT3
HT_TXCAD3N E28 NB0CADOUTJ3
HT_TXCAD2P D30 NB0CADOUT2
HT_TXCAD2N E30 NB0CADOUTJ2
HT_TXCAD1P D28 NB0CADOUT1
HT_TXCAD1N D29 NB0CADOUTJ1
HT_TXCAD0P B29 NB0CADOUT0
HT_TXCAD0N C29 NB0CADOUTJ0

HT_TXCLK1P L24 NB0HTTCLKOUT1 >>>> NB0HTTCLKOUT1 4
HT_TXCLK1N L25 NB0HTTCLKOUTJ1 >>>> NB0HTTCLKOUTJ1 4
HT_TXCLK0P F29 NB0HTTCLKOUT0 >>>> NB0HTTCLKOUT0 4
HT_TXCLK0N G29 NB0HTTCLKOUTJ0 >>>> NB0HTTCLKOUTJ0 4
HT_TXCTLP M29 NB0HTTCTLOUT >>>> NB0HTTCTLOUT 4
HT_TXCTLN M28 NB0HTTCTLOUTJ >>>> NB0HTTCTLOUTJ 4
HT_TXCALP B28 HT_TXCALP 1 R583 2 100R2F
HT_TXCALN A28 HT_TXCALNNB0CADOUT[15..0] 4
NB0CADOUTJ[15..0] 4

CHANGE TO 71.RS48M.B0U (VER A22)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ATI-RS480M (1 of 4) HT

Size
A3

Document Number

Bolsena

Rev
-1


Date: Thursday, March 31, 2005


Sheet 11 of 58


49 PEG_TXP[15..0] <<< <<< <<<
49 PEG_TXN[15..0] <<< <<< <<<
49 PEG_RXP[15..0] >>> >>> >>>
49 PEG_RXN[15..0] >>> >>> >>>

PART 3 OF 6		
MEM_A0	MEM_DQ0	AE28
MEM_A1	MEM_DQ1	AE27
MEM_A2	MEM_DQ2	AG28
MEM_A3	MEM_DQ3	AE26
MEM_A4	MEM_DQ4	AE25
MEM_A5	MEM_DQ5	AE24
MEM_A6	MEM_DQ6	AG23
MEM_A7	MEM_DQ7	AE23
MEM_A8	MEM_DQ8	AE22
MEM_A9	MEM_DQ9	AE21
MEM_A10	MEM_DQ10	AG30
MEM_A11	MEM_DQ11	AG29
MEM_A12	MEM_DQ12	AE28
MEM_A13	MEM_DQ13	AE27
MEM_A14	MEM_DQ14	AE26
MEM_DM0	MEM_DQ15	AE25
MEM_DM1	MEM_DQ16	AE24
MEM_DM2	MEM_DQ17	AG23
MEM_DM3	MEM_DQ18	AE23
MEM_DM4	MEM_DQ19	AE22
MEM_DM5	MEM_DQ20	AE21
MEM_DM6	MEM_DQ21	AG30
MEM_DM7	MEM_DQ22	AG29
MEM_DQS0P	MEM_DQ23	AE28
MEM_DQS1P	MEM_DQ24	AE27
MEM_DQS2P	MEM_DQ25	AG23
MEM_DQS3P	MEM_DQ26	AE23
MEM_DQS4P	MEM_DQ27	AE22
MEM_DQS5P	MEM_DQ28	AE21
MEM_DQS6P	MEM_DQ29	AG30
MEM_DQS7P	MEM_DQ30	AG29
MEM_DQS0N	MEM_DQ31	AE28
MEM_DQS1N	MEM_DQ32	AE27
MEM_DQS2N	MEM_DQ33	AG23
MEM_DQS3N	MEM_DQ34	AE23
MEM_DQS4N	MEM_DQ35	AE22
MEM_DQS5N	MEM_DQ36	AE21
MEM_DQS6N	MEM_DQ37	AG30
MEM_DQS7N	MEM_DQ38	AG29
MEM_RAS#	MEM_DQ39	AE28
MEM_CAS#	MEM_DQ40	AE27
MEM_WE#	MEM_DQ41	AG23
MEM_CS#	MEM_DQ42	AE23
MEM_CKE	MEM_DQ43	AE22
MEM_CK_P	MEM_DQ44	AE21
MEM_CK_N	MEM_DQ45	AG30
MEM_VMODE	MEM_DQ46	AG29
MEM_VREF	MEM_DQ47	AE28
MEM_COMP	MEM_DQ48	AE27
MEM_COMPN	MEM_DQ49	AG23
MEM_CAP1	MEM_DQ50	AE23
MEM_CAP2	MEM_DQ51	AE22
MEM_VMODE	MEM_DQ52	AE21
MEM_VREF	MEM_DQ53	AG30
MEM_COMP	MEM_DQ54	AG29
MEM_COMPN	MEM_DQ55	AE28
MEM_CAP1	MEM_DQ56	AE27
MEM_CAP2	MEM_DQ57	AG23
MEM_VMODE	MEM_DQ58	AE23
MEM_VREF	MEM_DQ59	AE22
MEM_COMP	MEM_DQ60	AE21
MEM_COMPN	MEM_DQ61	AG30
MEM_CAP1	MEM_DQ62	AG29
MEM_CAP2	MEM_DQ63	AE28


MEM_A I/F







To Discrete



Dummy when use UMA

To EZ4 (5V level)

EZ4_DVI_DDC_D 57

EZ4_DVI_DDC_C 57

TMDS_EZ4_TX2- 49,57
TMDS_EZ4_TX2+ 49,57
TMDS_EZ4_TX1- 49,57
TMDS_EZ4_TX1+ 49,57
TMDS_EZ4_TX0- 49,57
TMDS_EZ4_TX0+ 49,57
TMDS_EZ4_TXC+ 49,57
TMDS_EZ4_TXC- 49,57

To UMA

13 DDC_DATA
13 RS480_CLK



12 DVO_MDA33> DVO_MDA33 50
12 DVO_MDA34> DVO_MDA34 51
12 DVO_MDA35> DVO_MDA35 52
12 DVO_MDA36> DVO_MDA36 53
12 DVO_MDA37> DVO_MDA37 54
12 DVO_MDA38> DVO_MDA38 55
12 DVO_MDA39> DVO_MDA39 56
12 DVO_MDA40> DVO_MDA40 57
12 DVO_MDA41> DVO_MDA41 58
12 DVO_MDA42> DVO_MDA42 59
12 DVO_MDA43> DVO_MDA43 60
12 DVO_MDA44> DVO_MDA44 61
12 DVO_MDA45> DVO_MDA45 62
12 DVO_MDA46> DVO_MDA46 63
12 DVO_MDA47> DVO_MDA47 64
12 DVO_MDA48> DVO_MDA48 65
12 DVO_MDA49> DVO_MDA49 66
12 DVO_MDA50> DVO_MDA50 67
12 DVO_MDA51> DVO_MDA51 68
12 DVO_MDA52> DVO_MDA52 69
12 DVO_MDA53> DVO_MDA53 70
12 DVO_MDA54> DVO_MDA54 71
12 DVO_MDA55> DVO_MDA55 72

12 IDCKN XCLK# 56
12 IDCKP XCLK 57

12 DVO_MDA53> DVO_MDA53 2 DE

12 DVO_MDA54> DVO_MDA54 4 P-OUT/TLDET#

12 DVO_MDA55> DVO_MDA55 5 H

12 DVO_MDA56> DVO_MDA56 6 V

12 DVO_MDA57> DVO_MDA57 7 RESET#

12 DVO_MDA58> DVO_MDA58 8 SPD

12 DVO_MDA59> DVO_MDA59 9 SPC

12 DVO_MDA60> DVO_MDA60 10 GPIO0

12 DVO_MDA61> DVO_MDA61 11 GPIO1/TLDET#

12 DVO_MDA62> DVO_MDA62 12 AS

12 DVO_MDA63> DVO_MDA63 13 ISET

12 DVO_MDA64> DVO_MDA64 14 VSWING

12 DVO_MDA65> DVO_MDA65 15 VREF

12 DVO_MDA66> DVO_MDA66 16 VREF

12 DVO_MDA67> DVO_MDA67 17 VREF

12 DVO_MDA68> DVO_MDA68 18 VREF

12 DVO_MDA69> DVO_MDA69 19 VREF

12 DVO_MDA70> DVO_MDA70 20 VREF

12 DVO_MDA71> DVO_MDA71 21 VREF

12 DVO_MDA72> DVO_MDA72 22 VREF

12 DVO_MDA73> DVO_MDA73 23 VREF

12 DVO_MDA74> DVO_MDA74 24 VREF

12 DVO_MDA75> DVO_MDA75 25 VREF

12 DVO_MDA76> DVO_MDA76 26 VREF

12 DVO_MDA77> DVO_MDA77 27 VREF

12 DVO_MDA78> DVO_MDA78 28 VREF

12 DVO_MDA79> DVO_MDA79 29 VREF

12 DVO_MDA80> DVO_MDA80 30 VREF

12 DVO_MDA81> DVO_MDA81 31 VREF

12 DVO_MDA82> DVO_MDA82 32 VREF

12 DVO_MDA83> DVO_MDA83 33 VREF

12 DVO_MDA84> DVO_MDA84 34 VREF

12 DVO_MDA85> DVO_MDA85 35 VREF

12 DVO_MDA86> DVO_MDA86 36 VREF

12 DVO_MDA87> DVO_MDA87 37 VREF

12 DVO_MDA88> DVO_MDA88 38 VREF

12 DVO_MDA89> DVO_MDA89 39 VREF

12 DVO_MDA90> DVO_MDA90 40 VREF

12 DVO_MDA91> DVO_MDA91 41 VREF

12 DVO_MDA92> DVO_MDA92 42 VREF

12 DVO_MDA93> DVO_MDA93 43 VREF

12 DVO_MDA94> DVO_MDA94 44 VREF

12 DVO_MDA95> DVO_MDA95 45 VREF

12 DVO_MDA96> DVO_MDA96 46 VREF

12 DVO_MDA97> DVO_MDA97 47 VREF

12 DVO_MDA98> DVO_MDA98 48 VREF

12 DVO_MDA99> DVO_MDA99 49 VREF

12 DVO_MDA100> DVO_MDA100 50 VREF

12 DVO_MDA101> DVO_MDA101 51 VREF

12 DVO_MDA102> DVO_MDA102 52 VREF

12 DVO_MDA103> DVO_MDA103 53 VREF

12 DVO_MDA104> DVO_MDA104 54 VREF

12 DVO_MDA105> DVO_MDA105 55 VREF

12 DVO_MDA106> DVO_MDA106 56 VREF

12 DVO_MDA107> DVO_MDA107 57 VREF

12 DVO_MDA108> DVO_MDA108 58 VREF

12 DVO_MDA109> DVO_MDA109 59 VREF

12 DVO_MDA110> DVO_MDA110 60 VREF

12 DVO_MDA111> DVO_MDA111 61 VREF

12 DVO_MDA112> DVO_MDA112 62 VREF

12 DVO_MDA113> DVO_MDA113 63 VREF

12 DVO_MDA114> DVO_MDA114 64 VREF

12 DVO_MDA115> DVO_MDA115 65 VREF

12 DVO_MDA116> DVO_MDA116 66 VREF

12 DVO_MDA117> DVO_MDA117 67 VREF

12 DVO_MDA118> DVO_MDA118 68 VREF

12 DVO_MDA119> DVO_MDA119 69 VREF

12 DVO_MDA120> DVO_MDA120 70 VREF

12 DVO_MDA121> DVO_MDA121 71 VREF

12 DVO_MDA122> DVO_MDA122 72 VREF

12 DVO_MDA123> DVO_MDA123 73 VREF

12 DVO_MDA124> DVO_MDA124 74 VREF

12 DVO_MDA125> DVO_MDA125 75 VREF

12 DVO_MDA126> DVO_MDA126 76 VREF

12 DVO_MDA127> DVO_MDA127 77 VREF

12 DVO_MDA128> DVO_MDA128 78 VREF

12 DVO_MDA129> DVO_MDA129 79 VREF

12 DVO_MDA130> DVO_MDA130 80 VREF

12 DVO_MDA131> DVO_MDA131 81 VREF

12 DVO_MDA132> DVO_MDA132 82 VREF

12 DVO_MDA133> DVO_MDA133 83 VREF

12 DVO_MDA134> DVO_MDA134 84 VREF

12 DVO_MDA135> DVO_MDA135 85 VREF

12 DVO_MDA136> DVO_MDA136 86 VREF

12 DVO_MDA137> DVO_MDA137 87 VREF

12 DVO_MDA138> DVO_MDA138 88 VREF

12 DVO_MDA139> DVO_MDA139 89 VREF

12 DVO_MDA140> DVO_MDA140 90 VREF

12 DVO_MDA141> DVO_MDA141 91 VREF

12 DVO_MDA142> DVO_MDA142 92 VREF

12 DVO_MDA143> DVO_MDA143 93 VREF

12 DVO_MDA144> DVO_MDA144 94 VREF

12 DVO_MDA145> DVO_MDA145 95 VREF

12 DVO_MDA146> DVO_MDA146 96 VREF

12 DVO_MDA147> DVO_MDA147 97 VREF

12 DVO_MDA148> DVO_MDA148 98 VREF

12 DVO_MDA149> DVO_MDA149 99 VREF

12 DVO_MDA150> DVO_MDA150 100 VREF

12 DVO_MDA151> DVO_MDA151 101 VREF

12 DVO_MDA152> DVO_MDA152 102 VREF

12 DVO_MDA153> DVO_MDA153 103 VREF

12 DVO_MDA154> DVO_MDA154 104 VREF

12 DVO_MDA155> DVO_MDA155 105 VREF

12 DVO_MDA156> DVO_MDA156 106 VREF

12 DVO_MDA157> DVO_MDA157 107 VREF

12 DVO_MDA158> DVO_MDA158 108 VREF

12 DVO_MDA159> DVO_MDA159 109 VREF

12 DVO_MDA160> DVO_MDA160 110 VREF

12 DVO_MDA161> DVO_MDA161 111 VREF

12 DVO_MDA162> DVO_MDA162 112 VREF

12 DVO_MDA163> DVO_MDA163 113 VREF

12 DVO_MDA164> DVO_MDA164 114 VREF

12 DVO_MDA165> DVO_MDA165 115 VREF

12 DVO_MDA166> DVO_MDA166 116 VREF

12 DVO_MDA167> DVO_MDA167 117 VREF

12 DVO_MDA168> DVO_MDA168 118 VREF

12 DVO_MDA169> DVO_MDA169 119 VREF

12 DVO_MDA170> DVO_MDA170 120 VREF

12 DVO_MDA171> DVO_MDA171 121 VREF

12 DVO_MDA172> DVO_MDA172 122 VREF

12 DVO_MDA173> DVO_MDA173 123 VREF

12 DVO_MDA174> DVO_MDA174 124 VREF

12 DVO_MDA175> DVO_MDA175 125 VREF

12 DVO_MDA176> DVO_MDA176 126 VREF

12 DVO_MDA177> DVO_MDA177 127 VREF

12 DVO_MDA178> DVO_MDA178 128 VREF

12 DVO_MDA179> DVO_MDA179 129 VREF

12 DVO_MDA180> DVO_MDA180 130 VREF

12 DVO_MDA181> DVO_MDA181 131 VREF

12 DVO_MDA182> DVO_MDA182 132 VREF

12 DVO_MDA183> DVO_MDA183 133 VREF

12 DVO_MDA184> DVO_MDA184 134 VREF

12 DVO_MDA185> DVO_MDA185 135 VREF

12 DVO_MDA186> DVO_MDA186 136 VREF

12 DVO_MDA187> DVO_MDA187 137 VREF

12 DVO_MDA188> DVO_MDA188 138 VREF

12 DVO_MDA189> DVO_MDA189 139 VREF

12 DVO_MDA190> DVO_MDA190 140 VREF

12 DVO_MDA191> DVO_MDA191 141 VREF

12 DVO_MDA192> DVO_MDA192 142 VREF

12 DVO_MDA193> DVO_MDA193 143 VREF

12 DVO_MDA194> DVO_MDA194 144 VREF

12 DVO_MDA195> DVO_MDA195 145 VREF

12 DVO_MDA196> DVO_MDA196 146 VREF

12 DVO_MDA197> DVO_MDA197 147 VREF

12 DVO_MDA198> DVO_MDA198 148 VREF

12 DVO_MDA199> DVO_MDA199 149 VREF

12 DVO_MDA200> DVO_MDA200 150 VREF

12 DVO_MDA201> DVO_MDA201 151 VREF

12 DVO_MDA202> DVO_MDA202 152 VREF

12 DVO_MDA203> DVO_MDA203 153 VREF

12 DVO_MDA204> DVO_MDA204 154 VREF

12 DVO_MDA205> DVO_MDA205 155 VREF

12 DVO_MDA206> DVO_MDA206 156 VREF

12 DVO_MDA207> DVO_MDA207 157 VREF

12 DVO_MDA208> DVO_MDA208 158 VREF

12 DVO_MDA209> DVO_MDA209 159 VREF

12 DVO_MDA210> DVO_MDA210 160 VREF

12 DVO_MDA211> DVO_MDA211 161 VREF

12 DVO_MDA212> DVO_MDA212 162 VREF

12 DVO_MDA213> DVO_MDA213 163 VREF

12 DVO_MDA214> DVO_MDA214 164 VREF

12 DVO_MDA215> DVO_MDA215 165 VREF

12 DVO_MDA216> DVO_MDA216 166 VREF

12 DVO_MDA217> DVO_MDA217 167 VREF

12 DVO_MDA218> DVO_MDA218 168 VREF

12 DVO_MDA219> DVO_MDA219 169 VREF

12 DVO_MDA220> DVO_MDA220 170 VREF

12 DVO_MDA221> DVO_MDA221 171 VREF

12 DVO_MDA222> DVO_MDA222 172 VREF

12 DVO_MDA223> DVO_MDA223 173 VREF

12 DVO_MDA224> DVO_MDA224 174 VREF

12 DVO_MDA225> DVO_MDA225 175 VREF

12 DVO_MDA226> DVO_MDA226 176 VREF

12 DVO_MDA227> DVO_MDA227 177 VREF

12 DVO_MDA228> DVO_MDA228 178 VREF

12 DVO_MDA229> DVO_MDA229 179 VREF

12 DVO_MDA230> DVO_MDA230 180 VREF

12 DVO_MDA231> DVO_MDA231 181 VREF

12 DVO_MDA232> DVO_MDA232 182 VREF

12 DVO_MDA233> DVO_MDA233 183 VREF

12 DVO_MDA234> DVO_MDA234 184 VREF

12 DVO_MDA235> DVO_MDA235 185 VREF

12 DVO_MDA236> DVO_MDA236 186 VREF

12 DVO_MDA237> DVO_MDA237 187 VREF

12 DVO_MDA238> DVO_MDA238 188 VREF

12 DVO_MDA239> DVO_MDA239 189 VREF

12 DVO_MDA240> DVO_MDA240 190 VREF

12 DVO_MDA241> DVO_MDA241 191 VREF

12 DVO_MDA242> DVO_MDA242 192 VREF



12 DVO_MDA243> DVO_MDA243 193 VREF

12 DVO_MDA244> DVO_MDA244 194 VREF

12 DVO_MDA245> DVO_MDA245 195 VREF

12 DVO_MDA246> DVO_MDA246 196 VREF

CRT CONN
200mA Rating/Spec 500mA

**TV CONN**

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT / TV

Size

Document Number

A3



Bolsena

Date: Thursday, March 31, 2005


Sheet 16 of 58

Rev

LEDs



?modify R
?half light



on KB cover

LED	V	V	V	V	V	V	V	V
Button	POWER1	E-MAIL	INTERNET	e-BTN	PROGRAM	CAPS	NUM	HDD


Front panel

LED	V	V	V	V	Charger:
Button	Bluetooth	Wireless	Charger	Power2	Green : DC only or Battery full with DC
					Orange : Charging
					Orange Blink : Battery low


Power2:
Green : S0
Orange : S3
Orange Blinking : Enter S4

(Please See M.E. drawing LED position)


LCD CONN





LCD POWER




<Variant Name>







18 AUTO_ON#
21,24,32 AC97_DOUT
18 RTC_CLK
21 SPDIF_OUT_STRAP
18,29 CLK33_LAN
18,31 CLK33_MINI
18,34 CLK33_KBC
18,37 CLK33_SIO
18 CLK33_LPCROM
18 PCI_CLK7
18 PCI_CLK8




SB400 version A31/A32
not the same!

REQUIRED SYSTEM STRAPS

	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHZ- Clock Input Buffer DEFAULT	USB PHY PWRDOWN DISABLE DEFAULT	USB INT PLL48 DEFAULT	14MHZ OSC MODE DEFAULT	CPU I/F=K8 DEFAULT	ROM TYPE H,H=PCI (X Bus) ROM H,L=LPC ROM I	
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTENNAL RTC (NOT SUPPORTED W/IT8712)	SIO 48MHz DEFAULT	48MHZ -Crytsal Pad	USB PHY PWRDOWN ENABLE	USB EXT. 48MHZ	14MHZ XTAL MODE	CPU I/F=P4	L,H=LPC ROM II L,L=Firmware Hub ROM	

19 PDACK#
18,26,29,31 PCI_AD31
18,26,29,31 PCI_AD30
18,26,29,31 PCI_AD29
18,26,29,31 PCI_AD28
18,26,29,31 PCI_AD27
18,26,29,31 PCI_AD26
18,26,29,31 PCI_AD25
18,26,29,31 PCI_AD24
18,26,29,31 PCI_AD23



DEBUG STRAPS

	PDACK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	USE LONG RESET DEFAULT	RESERVED	RESERVED	RESERVED	RESERVED	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	RESERVED
STRAP LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ATI-SB400 STRAPPING(5 of 5)

Size A3


Document Number

Rev -1


Date: Thursday, March 31, 2005

Sheet 22 of 58

Layout 15 mil




Layout 15 mil




ME : 20.D0012.103

Layout 30 mil



Dummy when G792 enhanced T8 function


T8_RSET:27K SET TO 80°C
T8_RSET:20K SET TO 90°C
T8_RSET:15K SET TO 100°C



Put under CPU Socket

By Sourcer request:
Main souce 74.00709.07F
Second souce 74.00710.03P
74.06509.07F
74.06510.A7P

Dummy when use UMA












<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
THERMAL G792		
Size	Document Number	Rev
Custom	Bolsena	-1
Date: Thursday, March 31, 2005		
Sheet 23 of 58		

USB PORT




ME : 22.10218.H01
2ND : 22.10218.C91

BLUETOOTH MODULE



MDC 1.5 CONNECTOR



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB / MDC / BLUETOOTH	
Size A3	Document Number
Bolsena	
Date: Thursday, March 31, 2005	Sheet 24 of 58

[illegible]

Dummy when use SATA

3D3V_S0

TC18
ST22U6D3VBM

C620
SCD1U16V

19 SATA_TXP0

19 SATA_TXN0

19 SATA_RXN0

19 SATA_RXP0

5V_S0

PWR TRACE 100m11

SATA1

23

MH2

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

MH2


24

CHAN

20.F0614.022

CHANGE TO 20.F0665.022

For HDD & SATA both



19 SIDE_D[15..0] <<< 2

32 CD_AUDR <<< 4

SIDE D8 6

SIDE D9 8

SIDE D10 10

SIDE D11 12

SIDE D12 14

SIDE D13 16

SIDE D14 18

SIDE D15 20

19 SIDE_DREQ <<< 22

19 SIDE_IOR# <<< 24

19 SIDE_DACK# <<< 26

19 SIDE_A2 <<< 34

19 SIDE_CS#1 <<< 36

5V_S0 1

C307 2

SC10U10GZY

C336 2

SCD1U3

C335 2

SCD1U3

STC-CONN50-4R 20.80251.050

PIN 49,50 DON'T USE

ODD1 1

51

3

RSTDRV# 5

7

SIDE D7

9

SIDE D6

11

SIDE D5

13

SIDE D4

15

SIDE D3

17

SIDE D2

19

SIDE D1

21

SIDE D0

23

25

27

29

31

33

35

37

39

41

43

45

47

49

52

CSEL

CD_AUDL 32 >>> 1

CD_AGND 32 >>> 3

5V_S0 1

R212 4K7R2

SIDE_IORDY 2

SIDE_IOW# 19 <<< 27

SIDE_IORDY 19 <<< 29

SIDE_IRQ15 19 <<< 31

SIDE_A1 19 <<< 33

SIDE_A0 19 <<< 35

SIDE_CS#0 19 <<< 37


CDROM_LED#_5 17 <<< 39


5V_S0 1

R213 4K7R2


ME : 20.80251.050










Title			
HDD / CDROM / SATA			
Size	Document Number	Rev	
A3	Bolsena	-1	
Date: Thursday, March 31, 2005		Sheet 25 of	58





PCMCIA Socket






GIGALAN: RTL8110SBL
10/100 LAN:RTL8100C

<Variant Name>		SC-101	
 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RTL8110SBL/RTL8100C			
Size	Document Number	Rev	
A3	Bolsena	-1	
Date: Thursday, March 31, 2005		Sheet 29	of 58

MINI-PCI




ME : 62.10032.001
2ND : 62.10032.031


62.10032.031 - 2ND

Title	
MINI-PCI	
Size	Document Number
A3	Bolsena
Date: Thursday, March 31, 2005	Sheet 31 of 58
Rev -1	


<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





POWER BUTTON




Buttons

Mail

Internet


P1

P2




Bluetooth ON/OFF

Wireless ON/OFF




Internal KeyBoard CONN




- Pin1 ==>*R01
- Pin2 ==>*R02
- Pin3 ==>*R03
- Pin4 ==> C01
- Pin5 ==> C02
- Pin6 ==> C03
- Pin7 ==>*R04
- Pin8 ==> C04
- Pin9 ==> C05
- Pin10 ==> C06
- Pin11 ==> C07
- Pin12 ==> C08
- Pin13 ==> C09
- Pin14 ==>*R05
- Pin15 ==> C10
- Pin16 ==>*R06
- Pin17 ==>*R07
- Pin18 ==> C11
- Pin19 ==> C12
- Pin20 ==>*R08
- Pin21 ==> C13
- Pin22 ==> C14
- Pin23 ==> C15
- Pin24 ==> C16
- Pin25 ==> NC



EMI Bypass cap.



Cover Up Switch




TOUCH PAD



>>> KBC_D[0..7] 34

34 KBCBIOS_WE#
34 KBCBIOS_RD#
34 KBCBIOS_CS#

34 KBC_D0
34 KBC_D1
34 KBC_D2
34 KBC_D3
34 KBC_D4
34 KBC_D5
34 KBC_D6
34 KBC_D7




SST39VF040-70-1
(SOCKET) 62.10002.032 - (IC) 72.39946.403 IN DIP SMT

34 A0
34 A1
34 A2
34 A3
34 A4
34 A5
34 A6
34 A7

ROM SIZE MAX. 512KBYTE

PLCC32 Socket P/N:
SSKT3262.10002.032
SSKT32 62.10005.032




Keyboard matrix (from vendor)

		US	Jap	Eur	Other
Low Bit	MATRIXID1#	1	1	0	0
High Bit	MATRIXID2#	1	0	1	0

<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS ROM			
Size A3	Document Number Bolsena	Rev -1	
Date: Thursday, March 31, 2005	Sheet 36 of 58		

Run Power



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	--------------

PWR CTL LOGIC / PWR PLANE

Size
A3


Document Number	
-----------------	--

Bolsena





Rev
-1

Date: Thursday, March 31, 2005


Sheet 38 of 58




CPU_CORE
MAX1544ETL




FAN5234_VGA_Core
1D15V or 1D20V




Adapter



Max1999
5V/3D3V



Charger_Max8725



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			POWER BLOCK DIAGRAM		
Size	A3	Document Number	Bolsena		
Date:	Thursday, March 31, 2005	Sheet	40	of	58
Rev	-1				

(Power Team)


CPU_VCORE
VID=1.20V
Iomax=27.3A (35W)
OCP=40A~45A

VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	1.550
0	0	0	0	1	1.525
0	0	0	1	0	1.500
0	0	0	1	1	1.475
0	0	1	0	0	1.450
0	0	1	0	1	1.425
0	0	1	1	0	1.400
0	0	1	1	1	1.375
0	1	0	0	0	1.350
0	1	0	0	1	1.325
0	1	0	1	0	1.300
0	1	0	1	1	1.275
0	1	1	0	0	1.250
0	1	1	0	1	1.225
0	1	1	1	0	1.200
0	1	1	1	1	1.175
1	0	0	0	0	1.150
1	0	0	0	1	1.125
1	0	0	1	0	1.100
1	0	0	1	1	1.075
1	0	1	0	0	1.050
1	0	1	0	1	1.025
1	0	1	1	0	1.000
1	0	1	1	1	0.975
1	1	0	0	0	0.950
1	1	0	0	1	0.925
1	1	0	1	0	0.900
1	1	0	1	1	0.875
1	1	1	0	0	0.850
1	1	1	0	1	0.825
1	1	1	1	0	0.800
1	1	1	1	1	Shutdown

TON: Frequency:
GND 550KHz
REF 300KHz
OPEN 200KHz
VCC 100KHz



From KBC



SC:

1. Change R246 and R228 to 511R3F(64.51105.651).
2. Change R224 to 26K7R2F(64.26725.6D1).
3. Cut off a trace between pin7 and pin8 of U29.

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU Vcore 1
-------	--------------------

Size	Document Number
------	-----------------

Bolsena


Rev

Date: Thursday, March 31, 2005








Sheet 41 of 58

(Power Team)


SYSTEM DC/DC
3D3V_S5/5V_S5




TI TPS5130 for 2D5V, 1D2V, 1D8V
(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)



(Power Team)



SD 0303



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D2V_S3 / 3D3V_AUX

Size

A3 Document Number

Bolsena


Rev

-1


Date: Thursday, March 31, 2005

Sheet 46 of 58


(Power Team)





Adaptor in to generate DCBATOUT





BATTERY CONNECTOR





Low3 Circuit :



Dummy when use UMA (WHOLE PAGE)



Dummy when use M24




VDDQ	MEMVDDQ_0	MEMVDDQ_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND
2.8V	+VDDC_CT	+VDDC_CT

All dampings in this page must near the VRAM.








☐ Dummy when use UMA (WHOLE PAGE)





FAN5234 FOR VGA_Core


☐ Dummy when use 'UMA' (whole page)



High(3.3V) $\Rightarrow$ Vo=1.0V
Low(0V) $\Rightarrow$ Vo=1.2V

Vout Setting:
 $0.9V/R_{low} = (V_{out} - 0.9V)/R_{high}$

M24/M26 POWER PLAY (GPIO_PWRCNTL)
high (3.3V) = set lower core voltage (VDDC = 1.0V)
low (0V) = set higher core voltage (VDDC = 1.2V)




<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	VGA CORE 1D2V or 1D0V
-------	-----------------------







Size A3	Document Number Bolsena	Rev -1
Date: Thursday, March 31, 2005	Sheet 55 of 58	





(Power Team)




IMPORTANT:
SCD1U => VOLTAGE 25V
SCD1U16V => VOLTAGE 16V

GREEN COLOR FOR INSTALL





PRINT PORT



Dummy when no EZ4

