

Hummingbird1_HR

DIS/UMA/Muxless Schematics Document

Sandy Bridge

Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Hummingbird1 HR

Rev
-2


Date: Tuesday, April 17, 2012

Sheet 1 of 102

Revision

The diagram illustrates the functional blocks of the HR PX board and their interconnections. The blocks are organized into several main sections:

- Top Section:**
 - SYSTEM DC/DC APL5916KAI 48:**
 - INPUTS: 1D05V_PWR
 - OUTPUTS: 0D05V_S0
 - CPU DC/DC NCP6131S52MNR 42~43:**
 - INPUTS: DCBATOUT
 - OUTPUTS: VCC_CORE
- Left Section (RAM):**
 - Four blocks labeled **RAM x 8** are connected to the 1D05V_PWR input of the SYSTEM DC/DC APL5916KAI 48.
- Right Section (Power and Control):**
 - SYSTEM DC/DC UP6128PQDD 45:**
 - INPUTS: DCBATOUT
 - OUTPUTS: 1D05V_VTT
 - SYSTEM DC/DC UP6183PQAG 41:**
 - INPUTS: 5V_AUX_S5, 3D3V_AUX_S5, 5V_S5, 3D3V_S5
 - OUTPUTS: DCBATOUT
 - SYSTEM DC/DC UP6165BQKF 46:**
 - INPUTS: 1D5V_S3, 0D75V_S0, DDR_VREF_S3
 - OUTPUTS: DCBATOUT
 - SYSTEM DC/DC NCP5911MNTBG 44:**
 - INPUTS: DCBATOUT
 - OUTPUTS: VCC_GFXCORE_PWR
 - VGA RT8208BGQW 92:**
 - INPUTS: DCBATOUT
 - OUTPUTS: VGA_CORE
 - TI CHARGER BQ24745RHDR 40:**
 - INPUTS: DCBATOUT
 - OUTPUTS: BT+
 - SYSTEM DC/DC RT9025 47:**
 - INPUTS: 3D3V_S0
 - OUTPUTS: 1D8V_S0
 - SYSTEM DC/DC RT9025-25PSP 93:**
 - INPUTS: 1D5V_S3, 3D3V_S5
 - OUTPUTS: 1V_VGA_S0, 1D8V_VGA_S0
 - Switches:**
 - INPUTS: 1D5V_S3, 3D3V_S0
 - OUTPUTS: 1D5V_VGA_S0, 3D3V_VGA_S0
 - PCB LAYER:**
 - L1: Top, L2: VCC, L3: Signal
 - L4: Signal, L5: GND, L6: Bottom
- Bottom Section:**
 - HR PX:** The main board identifier.
 - SD/MMC:** Connected to the 1D5V_S3 and 3D3V_S5 inputs of the SYSTEM DC/DC RT9025-25PSP 93.
 - Other Labels:** "rcuit" (likely part of "Circuit") and "ader" (likely part of "Header") are also present.



A

B

PCH Strapping

Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SD0	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Processor Strapping		Huron River Schematic Checklist Rev.0_7	
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	ALL S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB Address Hex Bus
Device			
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SD-DIMMA (SPD) SD-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Table of Content			
Size A3	Document Number		Rev
Hummingbird1_HR			-2
Date:	Tuesday, April 17, 2012	Sheet 3 of	102

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Lane reversal does not apply to
FDI sideband signals.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up
resistor on the motherboard.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



[illegible]

SSID = CPU

1D05V_VTT

R501 62R2J-GP

C502 SC47P50V2JN-3GP

CRB : 47pf

CEKLT: 43pf

Connect EC to PROCHOT# through inverting OD buffer.

18 H_SNB_IVB# <<<

22,27 H_PECI <<<

27,42 H_PROCHOT# >>>

22,36 H_THERMTRIP# <<<

19 H_PM_SYNC <<<

22,36,97 H_CUPWVRGD >>>

19,37 PM_DRAM_PVRGD >>>

37 VDDPWVRGD >>>

18,27,36,71,82,97 PLT_RST# >>>

3D3V_S0

RN503 SRN1K5J-1-GP

XDP_DBRESET#

BUF_CPU_RST#

CPU1B

PROC_SELECT#

PROC_DETECT#

CATERR#

PECI

PROCHOT#

THERMTRIP#

PM_SYNC

UNCOREPWVRGD

SM_DRAMPWROK

RESET#

SANDYBRIDGE-1-GP-U-NF

MISC

CLOCKS

DDR3 MISC

JTAG & BPM

BCLK#

DPLL_REF_CLK

DPLL_REF_CLK#

BCLK_ITP#

BCLK_ITP#

SM_DRAMRST#

SM_RCOMP0

SM_RCOMP1

SM_RCOMP2

PRDY#

PREQ#

TCK

TMS

TRST#

TDI

TDO

DBR#

BPM#0

BPM#1

BPM#2

BPM#3

BPM#4

BPM#5

BPM#6

BPM#7

RN504 SRN1KJ-7-GP

CLK_EXP_P

CLK_EXP_N

1D05V_VTT

SM_DRAMRST# 37

4K99R2F-L-GP

R502

BE44 SM_RCOMP 0

BE43 SM_RCOMP 1

BG43 SM_RCOMP 2

R506 1

R507 1

R508 1

140R2F-GP

25D5R2F-GP

200R2F-L-GP

Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.

XDP_TRST#

XDP_TDO

XDP_DBRESET#

RN502 SRN51J-GP

XDP_TDO

XDP_TRST#

1D05V_VTT

Disabling Guidelines:
If motherboard only supports external graphics or without eDP,
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5%
resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5%
resistor (power (~15 mW) may be wasted).

<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (THERMAL/CLOCK/PM)

Size A3

Document Number

Hummingbird1 HR

Date: Tuesday, April 17, 2012

Sheet 5 of 102

Rev -2

SSID = CPU

1D05V_VTT

R501 62R2J-GP

C502 SC47P50V2JN-3GP

CRB : 47pf

CEKLT: 43pf

Connect EC to PROCHOT# through inverting OD buffer.

18 H_SNB_IVB# <<<

22,27 H_PECI <<<

27,42 H_PROCHOT# >>>

22,36 H_THERMTRIP# <<<

19 H_PM_SYNC <<<

22,36,97 H_CUPWVRGD >>>

19,37 PM_DRAM_PVRGD >>>

37 VDDPWVRGD >>>

18,27,36,71,82,97 PLT_RST# >>>

3D3V_S0

RN503 SRN1K5J-1-GP

XDP_DBRESET#

BUF_CPU_RST#

CPU1B

PROC_SELECT#

PROC_DETECT#

CATERR#

PECI

PROCHOT#

THERMTRIP#

PM_SYNC

UNCOREPWVRGD

SM_DRAMPWROK

RESET#

SANDYBRIDGE-1-GP-U-NF

MISC

CLOCKS

DDR3 MISC

JTAG & BPM

BCLK#

DPLL_REF_CLK

DPLL_REF_CLK#

BCLK_ITP#

BCLK_ITP#

SM_DRAMRST#

SM_RCOMP0

SM_RCOMP1

SM_RCOMP2

PRDY#

PREQ#

TCK

TMS

TRST#

TDI

TDO

DBR#

BPM#0

BPM#1

BPM#2

BPM#3

BPM#4

BPM#5

BPM#6

BPM#7

CLK_EXP_P

CLK_EXP_N

CLK_DP_P_R

CLK_DP_N_R

SM_DRAMRST#

SM_RCOMP0

SM_RCOMP1

SM_RCOMP2

XDP_TRST#

XDP_TDO

XDP_DBRESET#

XDP_TRST#

XDP_TDO

Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.

Disabling Guidelines:
If motherboard only supports external graphics or without eDP:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor (power (~15 mW) may be wasted).

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Hummingbird1 HR


Rev -2

Sheet 5 of 102

SSID = CPU



SSID = CPU



PEG Static Lane Reversal	
CF62	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CF64	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CF6[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CF67	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RESERVED)			
Size A3	Document Number		Rev
Date: Tuesday, April 17, 2012		Hummingbird1 HR	-2
		Sheet 7	of 102

SSID = CPU


Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

VCC_CORE PROCESSOR CORE POWER: 53A



VCC Output Decoupling CAP Recommendation:

1. 1.9m ohm loadline design: (for 3V)
 - 4 x 470 uF
 - 25 x 22 uF
 - 35 x 2.2uF
2. 2.9m ohm loadline design: (for 0LV/LV)
 - 3 x 330uF
 - 12 x 22uF
 - 16 x 2.2uF



VCCIO Output Decoupling CAP Recommendation:
 2 x 330 uF 10 x 10 uF (0603)
 26 x 1uF(0402)

PROCESSOR VCCIO: 8.5A

Layout Note: 10u Cap place during CPU & VR

Layout Note: 1u Cap place under CPU


Check Pull high ??

PROCESSOR 1.05V Quiet rail for DDR block (BGA only)
 +V1.05S_VCCPQE should be short to +V1.05S_VCCP_DDR_R on board

For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7
 For CRB VIDALERT# need to pull high 75 ohm close to CPU


Place near processor

SSID = CPU



VAXG Output Decoupling CAP Recommendation:

1. 3.9m ohm loadline design:(for GT2)
2 x 470 uF 6 x 22 uF (0805)
6 x 10 uF (0603) 11 x 1 uF (0402)
2. 4.0m ohm loadline design:(for GT1)
2 x 330 uF 5 x 22 uF (0805)
6 x 10 uF (0603) 6 x 1 uF (0402)




VCCPLL Output Decoupling CAP Recommendation:
1 x 330 uF
2 x 1 uF (0402)

PROCESSOR VCCPLL: 1.2A

PROCESSOR VCCSA: 6A

Layout Note: Place under CPU



SANDYBRIDGE

POWER

GRAPHICS

SENSE LINES
1.8V RAIL

SA RAIL

Power Delivery DG; #139028

A 1-K pull-down resistor should be placed on the VCCSA_VID lines.

S3 power reduction DDR Vref schematic



Refer to the latest Huron River Mainstream PDG
(Doc# 438297) for more details

+V_SM_VREF_CNT

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT
should have 10 mils trace width.



DDR3 - 1.5V RAILS




Layout Note: Place during CPU & VR





Layout Note: Place under CPU

VDDQ Output Decoupling Recommendation:
1 x 330 uF 8 x 10uF (0603)
10 x 1 uF (0402)

Layout Note:
Place near SM_VREF pin





PROCESSOR DDR 1.5V QUIET RAIL (BGA only)
+V1.5S_VCCD_Q should be short to +V1.5S_VCCDDQ on board



<Core Design>		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VCC GFXCORE)		
Size A3	Document Number	Rev -2
Date: Tuesday, April 17, 2012 Sheet 9 of 102		

SSID = CPU



NCTF

NCTF_VSS_NCTF#A5
NCTF_VSS_NCTF#A57
NCTF_VSS_NCTF#BC61
VSS_NCTF
VSS_NCTF
VSS_NCTF
NCTF_VSS_NCTF#BG5
NCTF_VSS_NCTF#BG57
NCTF_VSS_NCTF#C3
VSS_NCTF
NCTF_VSS_NCTF#E1
NCTF_VSS_NCTF#E61

NCTF TEST PIN:
A5, A57, BC61, BG5, BG57, C3, E1, E61

Blanking

HR PX

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title XDP		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 11 of 102



(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 12 of 102

5					4					3					2					1				
(Blanking)																								
<Variant Name>																								
緯創資通										Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.														
Title Reserved																								
Size A4					Document Number Hummingbird1 HR															Rev -2				
Date: Tuesday, April 17, 2012										Sheet 13 of 102														

SSID = MEMORY



SSID = MEMORY


HR PX

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
DDR3-SODIMM2		
Size	Document Number	Rev
Custom	Hummingbird1_HR	-2
Date:	Tuesday, April 17, 2012	Sheet 15 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR3-SODIMM2		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 16 of 102




L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Place near PCH

Impedance: 90 ohm

Close to PCH side

Delete CRT pull down resistor




Cougar Point

Digital Display Interface

CRT


Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMI_B_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_B_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_B_CTRLDATA



Close to Connector side

Impedance: 90 ohm TM request to change 85-ohm



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**


Date: Tuesday, April 17, 2012 Sheet 17 of 102

SSID = PCH



A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3 Low = A16 swap override/Top-Block Swap Override enabled High = Default




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)

DGPU_HOLD_RST#

DGPU_PWR_EN#

DEBUG Card
PCH
KBC

71 CLK_PCH_LPC
20 CLK_PCH_FB
27 CLK_PCH_KBC




OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)

DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

CRB : 2.2K

CFKIT: 1K


Sandy Bridge / Ivy Bridge Processor
PROC_SELECT# connected to DF_TVSS via 1kΩ (MB), via 4.7kΩ (DT).
DF_TVSS needs PU via 2.2kΩ to VccDFTERM



USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM(DY)
1	USB Ext. port 1 (HS)
2	Fingerprint(DY)
3	BLUETOOTH
4	Mini Card2 (WWAN) (DY)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA(DY)
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card(DY)



USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (PCI/USB/NVRAM)
Size	Document Number	Rev	-2
A3	Hummingbird1 HR		
Date:	Tuesday, April 17, 2012	Sheet	18 of 102

4 DMI_RXN[3:0]   

4 DMI_RXP[3:0]   


4 DMI_TXN[3:0]   

4 DMI_TXP[3:0]   



4	DMI_RXN0
4	DMI_RXN1
4	DMI_RXN2
4	DMI_RXN3
4	DMI_RXP0
4	DMI_RXP1
4	DMI_RXP2
4	DMI_RXP3
4	DMI_TXN0
4	DMI_TXN1
4	DMI_TXN2
4	DMI_TXN3
4	DMI_TXP0
4	DMI_TXP1
4	DMI_TXP2
4	DMI_TXP3



Deep S4/S5 **Not** Supported




- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram illustrates the connection of the DSWODVREN pin to the RTC_AUX pin. The DSWODVREN pin is connected to the R1918 pin of the 330KR2J-L1-GP component. The R1917 pin of the same component is connected to the RTC_AUX pin. A 10k resistor is connected between R1917 and R1918. The component is labeled 330KR2J-L1-GP.




```
PCIE_WAKE#
CRB : 1K
CEKLT: 10K
```

PWRBTN#
This signal has an internal pull-up resistor



PM_RSMRST#
CRB : PL 10K
ANNIE : PL 100K



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (DM I/FDI/PM)

Size
A3

Document Number

Hummingbird1 HR


Date: Tuesday, April 17, 2012

Sheet 19 of 102

REV
-2

SSID = PCH

USB3.0 CLK




check list:
A 10K-ohm PU still need to be used


82 PCIE_RXN6
82 PCIE_RXP6
82 PCIE_TXN6
82 PCIE_TXP6

WWAN CLK

WLAN CLK



22 PEG_B_CLKRQ# <<< PEG_B_CLKRQ#




- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

DDR3 DIMM


KBC

For DIS_PX mode or MXM mode.






Delete Pull down R

check list:
A 10K-ohm PU still need to be used




need very close to PCH



















UMA_DISCRETE#
UMA: 1 1
DIS: 0 1
SG(PX): 0 0
Optimus(Muxless): 1 0



-SA Athero suggest PU 4.7K



SSID = PCH



Note:
For PCH debug with XDP, need to NO STUFF R2218



	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY








Diagram showing the connection for pins 1 through 4 of the SRN10KJ-6-GP connector:

- Pin 1: EC SMI#
- Pin 2: EC SCI#
- Pin 3: DGPU HPD INTR#
- Pin 4: (Not explicitly labeled, but shown as a connection point)




PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20KΩ
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



GPI048 DRAM_Type4	GPI055 DRAM_Type3	GPI070 DRAM_Type1	GPI071 DRAM_Type2	Status
0	0	0	0	Nanya 2G
0	0	0	1	Micron 2G
0	0	1	0	HYNIX 2G
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	Nanya 4G
1	0	0	1	Micron 4G
1	0	1	0	Samsung 4G
1	0	1	1	ELPIDA 4G
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT] LOW (R2211)- ENABLED

GPI08 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

	Document Number
--	-----------------

Date: Tuesday, April 17, 2012

Sheet 22 of 102

PCH (GPIO/CPU)

Hummingbird1_HR

Rev

Sheet 22 of 102

SSID = PCH




Table 5-1. Voltage Ramp Up/Down Requirements for the PCH Suspend Well Voltage Rails

Va	Vb	Power-Up Requirement	Power-Down Requirement
VSREF_SUS	VCCSUS3_3	a) VCCSREF_SUS must be powered up before VCCSUS3_3 or after VCCSUS3_3 within 0.7 V. b) If VCCSREF_SUS is more than VCCSUS3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) VSREF_SUS must be powered down after VCCSUS3_3 or before VCCSUS3_3 within 0.7 V.
VSREF	VCC3_3	a) VSREF must be powered up before VCC3_3 or after VCC3_3 within 0.7 V. b) For power up, if VCCSREF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms	a) VSREF must be powered down after VCC3_3 or before VCC3_3 within 0.7 V.

VccVRM	Internal PLL and VRMs (1.5V for Mobile)
VccVRM	1.8 V Internal PLL and VRMs (1.8 V for Desktop)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER2)



Size

Document Number

Hummingbird1_HR

-2


SSID = PCH



Blanking



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Clock(colay)		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 26 of 102




SSID = Thermal

Thermal sensor P2800




Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.





[Rev B]


1. H/W T8 Shutdown



Layout 15 mil




For PWM FAN




HR PX

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal P2800/Fan Controller P2793		
Size A3	Document Number	Rev
Hummingbird1 HR		-2
Date: Tuesday, April 17, 2012		
Sheet 28 of 102		



if use LDO, have to PVDD have been ramp up after AVDD, if not, might occur issue
 PM_SLP_S3# driver strength is insufficient, if no stuff, waveform will abnormally when S3 mode



AUDIO OP AMPLIFIER

Blanking

<Variant Name>

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio AMP		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 30 of 102

Blanking

<Variant Name>		
緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
AR8158		
Size	Document Number	Rev
A3	Hummingbird1	HR-2
Date: Tuesday, April 17, 2012		
Sheet 31 of 102		

Card reader move to small board

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RTS5159 (CARD READER)		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012	Sheet 32	of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012		Sheet 33 of 102

(Blanking)

<Variant Name>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012		Sheet 34 of 102

Blanking

HR PX




緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB 3.0 Controller		
Size	Document Number	Rev
A3	Hummingbird1_HR	-2
Date:	Tuesday, April 17, 2012	Sheet 35 of 102

Power Sequence



ANNIE Run Power

Modify the MOS package for placement






HR PX


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Plane Enable
Size	Document Number	Rev	
A3		Hummingbird1 HR	
Date:	Tuesday, April 17, 2012	Sheet	36 of 102

**Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation**




**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**




For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY

SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

**Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK**



**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK
S3 Power Reduction Circuit SM_DRAMRST#**



HR PX

5 4 3 2 1

D

C

B

A

→ ←

Move to small board

HR PX

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DCIN JACK			
Size A4	Document Number Hummingbird1 HR		Rev -2
Date: Tuesday, April 17, 2012	Sheet	38	of 102

2 1

5 4 3 2 1

D

C

B

A

Move to small board

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title BATT CONN		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012	Sheet 39	of 102


2 1

Move to small board

<Variant Name>

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CHARGER BQ24745		
Size	Document Number	Rev
A3	Hummingbird1_HR	-2
Date: Tuesday, April 17, 2012		Sheet 40 of 102

SSID = PWR.Plane.Regulator_3p3v5v



I/P cap: 10u 25V K0805 X5R/ 78.10622.51L
 Inductor: 2.2uH PCMC063T-2R2MM Cynotec 18mohm/20mohm Isat =10Arms 68.2R210.20B
 O/P cap: ST220U6D3VDM-20GP 25mOhm / 77.22271.27L
 H/S: FDC884-GP / 22mOhm/30mOhm@4.5Vgs / 84.08884.A37
 L/S: FDC7692-GP / 9.5mOhm/11.5mOhm@4.5Vgs / 84.07692.A37


I/P cap:10u 25V K0805 X5R/ 78.10622.51L
 Inductor: 1.50uH PCMC104T-1R5 Cynotec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
 O/P cap: ST220U6D3VDM-20GP 25mOhm / 77.22271.27L
 H/S: SIR1720P-T1-GE3-GP / 10.3mOhm/12.4mOhm@4.5Vgs / 84.00172.037
 L/S: SIR4680P-T1-GE3-GP / 4.9mOhm/6.1mOhm@4.5Vgs / 84.00460.037

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	00A Auto Skip	Auto Skip	PWM only

EN0	Open	829kHz to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

TPS51125:	CH1	CH2
TONSEL	200KHz	265KHz
GND	200KHz	265KHz
VREF	245KHz	305KHz
VREG3	300KHz	375KHz
VREG5	365KHz	460KHz


RT8295B:	CH1	CH2
TONSEL	200KHz	250KHz
GND	200KHz	250KHz
VREF	300KHz	375KHz
VREG3	365KHz	460KHz
VREG5	365KHz	460KHz




<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.2, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File	TPS51125A 5V/3D3V
Size	Document Number
Version	Hummingbird1 HR -2
Date	198505, Apr 17, 2012
Sheet	41 of 42

SSID = CPU.Regulator






Delete the old version VT386F circuit



Design Current = 12A
15.6A<OCP< 17.7A



Change to 0603_4V

close output MLCC

VSENSE-TRACE
ROUTED DIFFERENTIALLY
PARALLEL TO VSENSE+


close output MLCC

Change 0R PAD to 0R and DY

<Variant Name>

緯創資通		Wistron Corporation 21F, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VT386 +1.05V VTT			
Size	Document Number		Rev
A3	Hummingbird1 HR		-2
Date:	Tuesday, April 17, 2012	Sheet 45 of	102

SSID = PWR.Plane.Regulator 1p5v0p75v






State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE

PR5003	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: IND-1D5UH-23-GP 14mohm/15mohm Isat =18Arms 68.1R510.10K
O/P cap: SE330U2VDM-L-GP 9m0hm / 79.33719.L01
H/S: SIS412DN-T1-GE3-GP / 24m0hm/30m0hm@4.5Vgs / 84.00412.037
L/S: SI7716ADN-T1-GE3-GP / 13.5m0hm/16.5m0hm@4.5Vgs / 84.07716.037




<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51116 +1.5V SUS			
Size A3	Document Number		Rev
	Hummingbird1 HR		-2
Date:	Tuesday, April 17, 2012	Sheet 46 of	102


SSID = PWR.Plane.Regulator_1p8v



<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DC CONVERTER_1D8V		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012	Sheet 47 of	102

TPS51461 for VCCSA




VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V(SV)
		0.85V(ULV)

TYPE	PR4813
SV	DY
ULV	33K


SSID = VIDEO

Reverse the pin define becасue of cable issue


LVDS CONNECTOR



INVERTER POWER





Camera Power




SSID = VIDEO


LCD POWER for ANNIE



For EMI request
Close to LVDS connector



- SA



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD Connector			
Size A3	Document Number		Rev
	Hummingbird1 HR		-2
Date	Sheet		of
Tuesday, April 17, 2012	49		102

Pull High 5V Design on CRT Board
CRT DDCDATA & DDCCLK level shift

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size
A3

Document Number
Hummingbird1_HR

Rev
-2

Date: Tuesday, April 17, 2012


Sheet 50 of 102

SSID = VIDEO



HDMI Level Shifter & CONNECTOR

17 HDMI_CLK_R# >>>
17 HDMI_CLK_R# >>>
17 HDMI_DATA0_R# >>>
17 HDMI_DATA0_R# >>>
17 HDMI_DATA1_R# >>>
17 HDMI_DATA1_R# >>>
17 HDMI_DATA2_R# >>>
17 HDMI_DATA2_R# >>>

Close to HDMI Connector



Close to Level Shift



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title HDMI Level Shifter/Connector		
Size A3	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012	Sheet 51	of 102

LED BACKLIGHT CONVERTER POWER

HR PX

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
eDP			
Size	Document Number		Rev
A3	Hummingbird1_HR		-2
Date:	Tuesday, April 17, 2012		Sheet 52 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title S-VIDEO		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 53 of 102

(Blanking)


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 54 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size A4	Document Number Hummingbird1 HR		Rev -2
Date:	Tuesday, April 17, 2012	Sheet 55 of	102

SSID = SATA

SATA HDD Connector



ODD Connector

Without ODD

<Variant Name>

Title			
HDD/ODD			
Size	Document Number	Rev	
A3	Hummingbird1 HR	-2	
Date:	Tuesday, April 17, 2012	Sheet	56 of 102

ESATA Power

USB CHARGER

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER

Size
A3





Document Number
Hummingbird1_HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 57 of 102

SSID = AUDIO



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

Without LAN

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONNECTOR

Size
A4

Document Number



Hummingbird1 HR

Rev
-2


Date: Tuesday, April 17, 2012

Sheet 59 of 102

SSID = Flash.ROM




SSID = RBATT



SSID = USB

IO Board USB Power



Blanking

<Variant Name>

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB 3.0 Port		
Size	Document Number	Rev
A3	Hummingbird1_HR	-2
Date:	Tuesday, April 17, 2012	Sheet 62 of 102

SSID = User.Interface
Bluetooth Module conn.

Without BT

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Bluetooth		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 63 of 102

Finger printer

JE40 delete FP function



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
RESERVED		
Size	Document Number	Rev
A4	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 64 of 102

SSID = Wireless

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
WWAN Connector		
Size	Document Number	Rev
A4	Hummingbird1	-2
Date:	Tuesday, April 17, 2012	Sheet 66 of 102

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
M-SATA		
Size	Document Number	Rev
A4	Hummingbird1	-2
Date:	Tuesday, April 17, 2012	Sheet 67 of 102

SSID = User.Interface


Move to power board

for factory test

<Variant Name>		
緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LED Bard/Power Button		
Size	Document Number	Rev
Custom	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 68 of 102

SSID = KBC

Internal KeyBoard Connector




MB 與 KB PIN to PIN

1 **K/B** 26

Change KB from 下接觸 to 上接觸
KB Pin define need to check again

TOUCH PAD



Change back to 1mm pin pitch connector
Switch the pin order SA

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size
A4

Document Number


Hummingbird1 HR

Rev

-2

Date: Tuesday, April 17, 2012

Sheet 69 of 102



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

Hummingbird1 HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 70 of 102



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

Hummingbird1 HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 71 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 72 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012		Sheet 73 of 102

SD/XD/MS Card Reader

Card reader move to small board

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number

Hummingbird1 HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 74 of 102

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
New Card		
Size	Document Number	Rev
A3	Hummingbird1_HR	-2
Date:	Tuesday, April 17, 2012	Sheet 75 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 76 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 77 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 78 of 102

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

Delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A4

Document Number

Hummingbird1 HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 79 of 102

(Blanking)

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 80 of 102

(Blanking)



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 81 of 102


Change to 4 pin connector



Change the connection




Battery LED2(DC_BATFULL)







Battery LED1(CHARGE)


Power STDBY_LED



AOAC circuit



Implement the battery reset function



<Variant Name>

緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichong,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size
A2
Document Number
Hummingbird1 HR
Date: Tuesday, April 17, 2012
Sheet 82 of 102
Rev
-2



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichien,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU_PCIE/STRAPPING(1/5)

Size

Document Number

Rev

A2

Hummingbird1_HR

-2

Date: Tuesday, April 17, 2012

Sheet 83 of 102

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	
------	--

GPU DP/LVDS/CRT/GPIO(3/5)

Size


Document Number

Hummingbird1 HR

Rev

Custom	

ngbird1 HR	-
------------	---



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU DPPWR/GND(5/5)

Size
A3

Document Number
Hummingbird1_HR


Rev
-2

Date: Tuesday, April 17, 2012

Sheet 87 of 102



<Core Design>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
GPU-VRAM1,2 (1/4)			
Size	Document Number		Rev
Custom	Hummingbird1_HR		-2
Date:	Tuesday, April 17, 2012	Sheet 88 of	102



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
GPU-VRAM3,4 (2/4)		
Size	Document Number	Rev
Custom	Hummingbird1_HR	-2
Date:	Tuesday, April 17, 2012	Sheet 89 of 102

	5	4	3	2	1
D					
C					
B					
A					

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
GPU-VRAM5,6 (3/4)		
Size	Document Number	Rev
Custom	Hummingbird1_HR	-2
Date:	Tuesday, April 17, 2012	Sheet 90 of 102

5	4	3	2	1
D				
C				
B				
A				

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size

Document Number

Rev

Custom

Hummingbird1 HR

-2

Date: Tuesday, April 17, 2012

Sheet 91 of 102

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DISCRETE VGA POWER		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 93 of 102

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LVDS Switch		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 94 of 102

Blanking

<Variant Name>




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CRT Switch		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 95 of 102

SSID = SDIO


Blanking

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title TOUCH PANEL		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 96 of 102



Check test point



Test Point放在Dimm Door打開可量測處



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
A3	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 97 of 102

- (1) change U6001 to socket 62.10089.001
- (2) change SW_L1 and SW_R1 PN to 『62.40089.221』
- (3) KI.G6501.001 / IC BD82HM65 SLH9D MM#908753 B2 FCBGA 989
KI.G6501.004 / IC BD82HM65 SLJ4P MM#914377 B3 FCBGA989P
- (4)U3101 change PN to 71.08158.M02
- (5)DM2 1st -> change PN to 62.10024.G01
- (6) IMIC1 =>82.40012.001
- (7) RJ1 =>22.10177.J71
- (8) CPU1 =>1st change PN to 62.10055.321
- (9) USB2 =>1st change PN to22.10218.G01 -> only Lab stage

[Lab] S01G ==>1st
S02G ==>2nd(NEC Cap)

Coin Battery:
1st:23.20068.001
2nd:23.22063.001

-SA


-SB

-1


-2

(AC mode)

red word: KBC GPIO





Power Sequence



(DC mode)

red word: KBC GPIO





Power Shape

Regulator

LDO

Switch

HR PX

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size
A3

Document Number

Hummingbird1 HR


Rev

-2


Date: Tuesday, April 17, 2012

Sheet 100 of 102

KBC SMBus Block Diagram



Audio Block Diagram



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size	Document Number	Rev
Custom	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 102 of 102