

Nirvana 13 UMA Schematics Document

**Sandy Bridge
Intel PCH**

2011-01-18

REV : A00

DY :None Installed

10mW: External circuit for 10mW solution installed.

BT: Stand alone BT Module.

GSENSOR_ADI: Stuff for ADI G-Sensor.

VCCSA_PWM: Stuff for VCCSA PWM solution.

VCCSA_LDO: Stuff for VCCSA LDO solution.

P2800A1: Stuff for P2800EA1

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover

Size
A3

Document Number

Nirvana 13

Rev
A00


Date: Tuesday, January 18, 2011

Sheet 1 of 103

Nirvana 13 UMA Block Diagram
(6 layers)

Project Code: 91.4ID01.001
PCB P/N :10261
Revision :-1

PCB LAYER		CPU DC/DC	
UMA		VT1316+VT1317	42
L1:Top L2:VCC L3:Signal L4:Signal L5:GND L6:Bottom	INPUTS	OUTPUTS	
	5V_S5	VCC_CORE	
	SYSTEM DC/DC		
	VT1316+VT1317		44
	INPUTS	OUTPUTS	
	5V_S5	VCC_GFXCORE	
	SYSTEM DC/DC		
	TPS51461/APL5916		48
	INPUTS	OUTPUTS	
	5V_S5	0D85V_S0	
	SYSTEM DC/DC		
	TPS51216		46
	INPUTS	OUTPUTS	
	DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	
	SYSTEM DC/DC		
	TPS51218		45
	INPUTS	OUTPUTS	
	DCBATOUT	1D05V_VTT	
	TI CHARGER		
	BQ24745		40
	INPUTS	OUTPUTS	
	+DC_IN_S5 +PBATT	DCBATOUT	
	SYSTEM DC/DC		
	TPS51427		41
	INPUTS	OUTPUTS	
	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5	
	SYSTEM DC/DC		
	TPS51311		47
	INPUTS	OUTPUTS	
	3D3V_S5	1D8V_S0	
	Switches		
			36
	INPUTS	OUTPUTS	
	1D5V_S3	1D5V_S0	
	5V_S5	5V_S0	
	3D3V_S5	3D3V_S0	



PCH Strapping Huron River Schematic Checklist Rev.1_0

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Enable when Pull-up.
INIT3_3V#	Weak internal pull-up. This signal should not be pulled low. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
INTVRMEN	Integrated 1.05 V VRM Enable / Disable Integrated 1.05 V VRMs is enabled when high. This signal should always be pulled high
DF_TVS	DMI and FDI Tx/Rx Termination Voltage Weak internal pull-down. It needs to be connected to PROC_SELECT with a 1K±5% pull-up resistor to PCH VCCPNAND rail and a 4.7K±5% series resistor.
SATA1GP /GPIO19	Boot BIOS Strap bit 0 This signal has a weak internal pull-up. Note: This field determines the destination of accesses to the BIOS memory range. This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC
HDA_SDO	Signal has a weak internal pull-down. Default: the security measures defined in the Flash Descriptor will be in effect. Pull-up: the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing or debug environments ONLY.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform.
GPIO15	TLS Confidentiality Low - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: A strong pull-up may be needed for GPIO functionality
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable This signal enables the internal Deep Sleep 1.05 V regulators. This signal must be always pulled-up to VccRTC.
GPIO28	On-Die PLL Voltage Regulator This signal has a weak internal pull-up. The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail.

PCIE Routing

LANE1	X
LANE2	LAN (I/O Board)
LANE3	Mini Card2 (WWAN)
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	N/A
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	X
1	ESATA / USB COMBO
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	X
9	X
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

Processor Strapping Huron River Schematic Checklist Rev.1_0

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	0
CFG[4]	Display Port Presence strap	1: Disabled - No Physical Display Port attached to Embedded Display Port. 0: Enabled - An external Display Port device is connectd to the Embedded Display Port	1
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC GFXCORE	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB
Device	Address	Hex	Bus
EC SMBus 1 Battery Capacity Board	KBC_SDA1/KBC_SCL1 KBC_SDA1/KBC_SCL1		
EC SMBus 2 PCH MXM LCD Thermal Sensor	KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2		
PCH SMBus CK505 Clock Generator SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot	PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK		

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Table of Content			
Size A3	Document Number	Rev A00	
Nirvana 13			
Date: Wednesday, December 22, 2010	Sheet 3	of	103

SSID = CPU

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.


NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.






NOTE.
If PEG is not implemented, the RX&TX pairs can be left as No Connect

SSID = CPU



Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor. power (~15 mW) may be
wasted.



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU 2/7(THERMAL/CLOCK/PM)

Size	Document Number
------	-----------------

Nirvana 13


Date: Tuesday, January 18, 2011

Sheet


of

A00

SSID = CPU



SSID = CPU



CFG2

R702 1KR2J-1-GP

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

CFG4

R703 3K3R2F-2-GP

Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

CFG5

CFG6

R701 1KR2J-1-GP

R704 1KR2J-1-GP

PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

CFG7



R705 1KR2J-1-GP

TP713 TPAD14-GP

TP714 TPAD14-GP

PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A



SSID = CPU


VAXG Output Decoupling Recommendation:
2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A




Removed DIS_ONLY Disable Resistor.
R904,R905,R901,R903

Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

POWER



VAXG_SENSE (42)
VSSAXG_SENSE (42)


Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V_SM_VREF_CNT should have 10 mil trace width

AL1 +V_SM_VREF_CNT <<< +V_SM_VREF_CNT (37)

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

PROCESSOR VDDQ: 10A




79.33719.20L

2nd = 77.C3371.13L

VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF

PROCESSOR VCCSA: 6A




VCCSA Output Decoupling Recommendation:
1 x 330 uF
2 x 10 uF at Bottom Socket Cavity
1 x 10 uF at Bottom Socket Edge

H23 VCCUSA_SENSE >>> VCCUSA_SENSE (48)

C22 H_FC_C22 >>> H_FC_C22 (48)
C24 VCCSA_SEL >>> VCCSA_SEL (48)

RN901
SRN1KJ-7-GP

20101231 A00:
Merge R906,R907 to RN902 100 ohm array resistor.
20110113 A00:
Change RN901 to 100 ohm 1% (66.10156,04L).
20110113 A00:
Swap RN902 base on swap report.





<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU 6/7(VCC GFX CORE)		
Size	Document Number		Rev		A00
Date: Tuesday, January 18, 2011			Sheet 9 of 103		

SSID = CPU



(Blanking)

Remove the XDP connector for space saving 6/28

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			XDP		
Size	Document Number				Rev
A3	NIRVANA 13				A00
Date:	Wednesday, December 22, 2010			Sheet 11 of 103	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Nirvana 13	Rev A00
------------	--------------------------------------	-------------------

Date: Wednesday, December 22, 2010	Sheet 12 of 103
------------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010


Rev

A00

Reserved





Sheet 13 of 103

SSID = MEMORY




PART NUMBER	Height	TYPE
62.10017.N61	9.2mm	
62.10017.F91		

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA



PART NUMBER	Height	TYPE
62.10017.P41	5.2mm	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
Nirvana 13

Date: Wednesday, December 22, 2010

Rev
A00

Sheet 16 of 103



<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



SSID = PCH

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used



Alt6 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = Alt6 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



(79) HDD_FALL_INT1
(56) SATA_ODD_DA#
(82) USB30_SMI#
(69) KB_LED_BL_DET

20101231 A00:
Merge R1804, R1806 to RN1804 22 ohm array resistor.
20101113 A00:
Swap RN1804 base on swap report.

(65,71) CLK_PCI_LPC<<<
(20) CLK_PCI_FB<<<
(27) CLK_PCI_KBC<<<

20101224 A00:
0402 0R pad: R1807.


(5,27,65,71,82) PLT_RST#<<<




OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



USB Table

Pair	Device
0	X
1	E-SATA / USB Combo
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	X
9	X
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH 2/9(PCI/USB/NVRAM)		
Size	Document Number	Rev
	Nirvana 13	A00
Date: Tuesday, January 18, 2011		
Sheet 18 of 103		

(4) DMI_RXN[3:0]

(4) DMI_RXP[3:0]

(4) DMI_TXN[3:0]

(4) DMI_TXP[3:0]

100V_VTT

R1901 1

49D9R2F-GP DMI_ZCOMP R




R1902 1

750R2F-GP DMI_IRCOMP RBIAS_CPY


BJ24 DMI_ZCOMP

BG25 DMI_IRCOMP




BH21 DMI2RBIAS




Deep S4/S5 **Not** Supported



- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30





SSID = PCH



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.


SSID = PCH






SSID = PCH


6A



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06



SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLL	1.05	0.08
VccADPLLb	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH 8/9(Power2)

Nirvana 13

Size

Document Number	
-----------------	--

Rev



Date: Friday, December 24, 2010

Sheet

24

103

SSID = PCH



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH 9/9(VSS)**

Size: Document Number: **Nirvana 13** Rev: **A00**

Date: Wednesday, December 22, 2010 Sheet 25 of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010


Rev

A00


Reserved

Sheet 26 of 103


SSID = KBC



ROSA Multi GPIO setting




EC_GPIO47 High Active



PSL SOLUTION

10mW SOLUTION




NOTES:

Please make sure there's no pull-down resistor on USB_PWR_EN#,AC_PRESENT,E51_TXD.

PCB Version A/D(PIN98)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V


NOTES:

The NPCE795P GPIO/PWM outputs that are connected to LEDs have high drive buffers (20mA) and can be connected directly to the LEDs.



Notes:


The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil



◀Core Design:



Thermal sensor P2800




Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.

2. System Sensor, Put on palm rest

1.H/W T8 Shutdown

74.02800.A71




Note:
The original 0.1uF capacitor for P2800EA1 deisgn must be REMOVED on the ADJ pin of P2800EB0


ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 $\pm 1\%$ Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (v)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

Fan controller




PIN#	I/O	FUNCTION
1	I	Internal Pull-high (P2793A). The IC will be functioning when /FON voltage is above 1.6V. When /FON is low(<0.4V), VOUT will be fully on
2	O	Input Voltage
3	O	Output Voltage
4	I	The voltage on this input pin controls the VOUT voltage by the formula: $VOUT \leq 1.6 * VSET$ When VSET is under 0.8V, the IC will be shutdown
5,6,7,8	O	Ground



20101228 A00 Modify:
Un-stuff U2805 G709T1UF related circuit
and R2812 then stuff R2805 at X-Build.

RSET = 0.0012T² — 0.9308T + 96.147
T=87 ; RSET=24.25ohm



Hysteresis is 10°C for HYST = VCC, 2°C for HYST = GND.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

THERMAL P2800 / Fan control

Size
A3

Document Number


Nirvana 13

ev
A00

Date: Tuesday, January 18, 2011

Sheet 28 of 103

SSID = AUDIO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010

Rev

A00

Reserved

Sheet

30

of

103



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Nirvana 13		A00
Date:	Wednesday, December 22, 2010		Sheet 31 of 103

SSID = SDIO

48MHz clock input trace of characteristic impedance (Z_0) must be $50 \pm 15\%$.



PIN	TYPE	FUNCTION	RTS5138 NET
1	SD	SD-DAT2	SP13
2	SD	SD-CD/DAT3	SP12
3	MMC_PLUS	MMC-DAT4	SP11
4	SD	SD-CMD	SP10
5	MMC_PLUS	MMC-DAT5	SP9
6	SD	SD-VSS	POWER
7	SD	SD-VDD	POWER
8	MemoryStick	MS-VSS	POWER
9	MemoryStick	MS-VCC	POWER
10	MemoryStick	MS-SCLK	SP1
11	MemoryStick	MS-DATA3	SP5
12	MemoryStick	MS-INS	SP2
13	MemoryStick	MS-DATA2	SP8
14	MemoryStick	MS-DATA0	SP9
15	MemoryStick	MS-DATA1	SP12
16	MemoryStick	MS-BS	SP14
17	MemoryStick	MS-VSS	POWER
18	SD	SD-CLK	SP8
19	MMC_PLUS	MMC-DAT6	SP7
20	SD	SD-VSS	POWER
21	MMC_PLUS	MMC-DAT7	SP5
22	SD	SD-DAT0	SP4
23	SD	SD-DAT1	SP3
24	SD	SD-COM(SW)	
25	SD	SD-CD(SW)	SP6
26	XD	XD-GND	POWER
27	XD	XD-CD	XD_CD#
28	XD	XD-R/-B	SP1
29	XD	XD-RE	SP2
30	XD	XD-CE	SP3
31	XD	XD-CLE	SP4
32	XD	XD-ALE	SP5
33	XD	XD-WE	SP6
34	XD	XD-WP	SP7
35	XD	XD-GND	POWER
36	XD	XD-D0	SP8
37	XD	XD-D1	SP9
38	XD	XD-D2	SP10
39	XD	XD-D3	SP11
40	XD	XD-D4	SP12
41	XD	XD-D5	SP13
42	XD	XD-D6	SP14
43	XD	XD-D7	XD-D7
44	XD	XD-VCC	POWER
45	SD	SD-WP(SW)	SP1


The maximum range of the PMOS output current

- 1.xD-Picture Card: 250mA
- 2.SD/MMC Card: 250mA
- 3.MS/MSPRO/Duo-HG: 250mA

POWER TRACE

- 1.RTS5138: pin 4 (3V3_IN) trace fixed width is 30 mils (minimum).
 - 2.RTS5138: pin 5 (CARD_3V3) trace fixed width is 30 mils (minimum).
 - 3.RTS5138: pin 6 (V18) trace fixed width is 12 mils (minimum).
- Keep the trace routing lengths as short as possible.
- 4.RTS5138: pin 1(RREF) trace fixed width is 12 mils (minimum).
 - 5.RTS5138: pin 1(RREF) trace must far away 48MHz clock trace.
 - 6.De-coupling and Bulk capacitor should place near to RTS5138 chip and Combo Socket.
 - 7.It is recommended that use of ferrites bead on power trace.
 - 8.Via size: Pad $\geq$ 32 mils, Finished hole $\geq$ 16 mils.

The pin2 / pin3 (DM/DP) of RTS5138 chip trace layout with differential characteristic impedance (Z_{diff}) is $90\Omega \pm 10\%$



20101227 A00:
Change R3210, R3211 to 0R 0402 pad.
20100104 A00:
Remove TR3201.

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Card Reader RTS5138**

Size A3 Document Number **Nirvana 13** Rev **A00**

Date: Tuesday, January 18, 2011 Sheet 32 of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010

Rev

A00

Sheet

33

of

103

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010

Rev

A00

Reserved

Sheet

34

of

103

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Nirvana 13



Rev

A00

Date: Wednesday, December 22, 2010


Sheet 35 of 103

SSID = Reset.Suspend




SSID = Reset.Suspend

Run Power




<Core Design>


**Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation**



5 S3 Power Reduction




**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

**Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK**




**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>S3 Power Reduction</i>			
Size A3	Document Number <i>Nirvana 13</i>		Rev <i>A00</i>
Date: Tuesday, January 18, 2011	Sheet 37	of	103


2010110 A00:
Change PG4110,PG4112,PG4114-PG4119,PG4122,PG4126,PG4129,PG4131,PG4133,PG4135-PG4138,PG4140,PG4142 to Z2.CLOSE.001.




<Core Design>

```
SSID = CPU.Regulator
```





TPS51218 for 1D05V_VTT




<Core Design>



Title			TPS51218 1D05V VTT	
Size	Document Number	Rev		A00
A3	Nirvana 13			
Date: Tuesday, January 18, 2011		Sheet	45	of 103


SSID = PWR.Plane.Regulator_1p5v0p75v



<Core Design>

SSID = PWR.Plane.Regulator_1p8v

1A= 40mils
1.5A= 60mils
0.5A= 20mils



<Core Design>


DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPS51311 +1.8V RUN			
Size	Document Number	Rev	
A3	Nirvana 13	A00	
Date: Tuesday, January 18, 2011		Sheet	47 of 103

Design Current = 4.2A
6.6A < OCP < 7.8A

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

SB modify 2K2 for no run code




$$V_{out} = 0.8 * (1 + R1/R2)$$

VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

SSID = VIDEO



LVDS CONNECTOR



20101227 A00:
Change R4908,R4909,R4903,R4910,R4913~R4916
R4917,R4918 to 0R 0402 pad.
20110111 A00:
Change R4908,R4909,R4903,R4910,R4913~R4916
R4917,R4918 to 0R 0402 reisstors.

CAMERA and DIGITAL MIC PIN DEFINE!


Pin No.	Name	Pin Type	Function Description
1	Diag_1rop	AND	Cable Connection Detection
2		Data Pin	USB Data Transmission
3	D-	Data Pin	USB Data Transmission
4	USB+3.0V	Power Pin	Power Supply
5	DMC_CLK	Data Pin	Digital MIC CLOCK
6	DMC-0ND	AND	Digital MIC 0ND
7	DMC-DATA	Data Pin	Digital MIC DATA
8	0ND	0ND	System Ground



20110107 A00:
Change F4902 to 0603 0 ohm.

SSID = VIDEO

LCD POWER for ROSA







20100104 A00:
Remove TR4902

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LCD/Inverter Connector			
Size A3	Document Number	Rev	
	Nirvana 13	A00	
Date:	Tuesday, January 18, 2011	Sheet 49 of	103



CRT Hsync & Vsync level shift





20101231 A00:
Change R5004, R5005 to RN5001 33 ohm array resistor.



SSID = VIDEO

HDMI Level Shifter & CONNECTOR

Removed LEVEL SHIFTER base on DELL feedback spec.
(No support 220MHZ deep color mode, so can be removed
HDMI LEVEL SHIFTER circuit.



20110111 A00:
Change R5101-R5108 to 0 ohm array resistors RN5102-RN5105.


20100723 Swap RN5106 and RN5107 base in the swap report.
suggestion to stuff 680-ohm for UMA.

Already PH on PCH side.(RN1706)



Routing Guidelines:
CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

HDMI CONN


Removed HDMI_IN# CIRCUIT
connect to KBC GPIO.



22.10296.341



20101224 A00:
Change RN5117 to 0402 0 ohm pad.
20110111 A00:
Change RN5117 to 0 ohm resistor.
20110118 A00:
Remove RN5117 for PCH_HDMI_CLK and PCH_HDMI_DATA.



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Nirvana 13

Rev
A00

Date: Wednesday, December 22, 2010Sheet 52 of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size	Document Number	Rev
A3	<i>Nirvana 13</i>	<i>A00</i>

Date: Wednesday, December 22, 2010	Sheet 53 of 103
------------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010

Rev

A00


Reserved

Sheet 54 of 103

SSID = User.Interface


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




SSID = SATA


SATA HDD Connector




ODD Connector




SUPPORT ZERO SATA ODD



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON




SATA Zero Power ODD





SSID = ESATA

USB CHARGER



ESATA CONN



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
USB/ESATA


Size A3 Document Number
Nirvana 13

Date: Tuesday, January 18, 2011 Sheet 57 of 103


Rev
A00

SSID = AUDIO


Speaker Connector



LINE OUT



MIC IN



<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio Jack		
Size A3	Document Number Nirvana 13	Rev A00
Date: Tuesday, January 18, 2011		Sheet 58 of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date: Wednesday, December 22, 2010

Sheet 59 of 103


Rev

A00

Reserved

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH




Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINDBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12C
3	72.25P32.C01	NUMONYX	M25PX32-VMW6F


Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil

PCH and EC length less than 6.5 inch



SSID = RBATT



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

Document Number

Nirvana 13

Rev
400


Date: Tuesday, January 18, 2011

Sheet 60 of 103

SSID = USB

Close to ESATA Combo connector

USB POWER SW
Main G547F2P81U-GP P/N:74.00547.A79



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB2.0 Power SW	
Size	Document Number		Rev	
	Nirvana 13		A00	
Date:	Tuesday, January 18, 2011	Sheet	61	of 103





```
20101227 A00:
Change R6205 to 0R 0402 pad.
20101228 A00:
VGA_THRM change to USB_PWR_EN.
20101229 A00:
Remove R6205,R6201 and rename USB3_PWR_ON from USB_PWR_EN.
```

USB3.0 Host	RT (R6202)	RB (R6203)	VOUT
NEC	2.37k ohm (64.23715.6DL)	7.5k ohm (64.75015.6DL)	1.05V
TI	11.8k ohm (64.11825.6DL)	30.9k ohm (64.30925.6DL)	1.1V



SSID = User.Interface

Bluetooth Module



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A4


Document Number

Nirvana 13



Rev
A00

Date: Tuesday, January 18, 2011

Sheet 63 of 103



20101227 A00:
Change R6403,R6404 to 0R 0402 pad.
20100104 A00:
Remove TR6401.




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Finger Printer Conn			
Size A4	Document Number Nirvana 13		Rev A00
Date: Tuesday, January 18, 2011		Sheet 64 of	103

SSID = Wireless


Mini Card Connector(802.11a/b/g/n)



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINICARD(WLAN)/ITP CONN**
Size: A3 Document Number: **Nirvana 13** Rev: **A00**
Date: Tuesday, January 18, 2011 Sheet: 65 of 103



<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>Nirvana 13</i>		<i>A00</i>
Date:	Wednesday, December 22, 2010		Sheet 66 of 103


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Nirvana 13		A00
Date: Wednesday, December 22, 2010		Sheet 67 of	103

SSID = User.Interface


Power LED (White)




LED BD Connector




SATA HDD LED (White)






Battery LED1 (White)




Battery LED2 (Amber)




WLAN LED (White)



TPLOCK LED




Power button LED (White)




SSID = KBC

Internal KeyBoard Connector


PIN No.	Description
1	Diag_Loop=GPIO_1(TPC)
2	KSI[7] = KBD S8
3	KSI[6] = KBD S7
4	KSI[4] = KBD S5
5	KSI[2] = KBD S3
6	KSI[5] = KBD S6
7	KSI[1] = KBD S2
8	KSI[3] = KBD S4
9	KSI[0] = KBD S1
10	KSO[5] = KBD D6
11	KSO[4] = KBD D5
12	KSO[7] = KBD D8
13	KSO[6] = KBD D7
14	KSO[8] = KBD D9
15	KSO[3] = KBD D4
16	KSO[1] = KBD D2
17	KSO[2] = KBD D3
18	KSO[0] = KBD D1
19	KSO[12] = KBD D13
20	KSO[16] = KBD D17
21	KSO[15] = KBD D16
22	KSO[13] = KBD D14
23	KSO[14] = KBD D15
24	KSO[9] = KBD D10
25	KSO[11] = KBD D12
26	KSO[10] = KBD D11
27	CapsLock LED
28	N/C
29	N/C
30	GND



CAP LED CONTROL




TouchPad LOCKED



KB Backlight Connector

MB CONN. (FFC)	
Pin 1	+5V_KB_BL
Pin 2	KB_LED_DET_C
Pin 3	NC
Pin 4	KB_BL_CTRL#




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Key Board/Touch Pad/Media Board**
Size: A3 Document Number: **Nirvana 13** Rev: **A00**
Date: Tuesday, January 18, 2011 Sheet: 69 of 103

AFTP80 AFTE14P-GP 1 3D3V_S5
AFTP81 AFTE14P-GP 1 LID_CLOSE# 1



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

Nirvana 13

Rev
A00

Date: Tuesday, January 18, 2011

Sheet 70 of 103



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug CONN

Size
A4

Document Number

Nirvana 13

Rev
A00

Date: Tuesday, January 18, 2011

Sheet 71 of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010

Rev

A00

Reserved

Sheet 72 of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
Nirvana 13



Rev
A00

Date: Wednesday, December 22, 2010Sheet 73 of 103

SSID = SDIO




SD/XD/MS/MMC+ Card Reader



20.I0129.001

2nd = 20.I0135.001

For EMI Reserved



PIN	TYPE	FUNCTION	RTSS138 NET
1	SD	SD-DAT2	SP13
2	SD	SD-CD/DAT3	SP12
3	MMC_PLUS	MMC-DAT4	SP11
4	SD	SD-CMD	SP10
5	MMC_PLUS	MMC-DAT5	SP9
6	SD	SD-VSS	POWER
7	SD	SD-VDD	POWER
8	MemoryStick	MS-VSS	POWER
9	MemoryStick	MS-VCC	POWER
10	MemoryStick	MS-SCLK	SP1
11	MemoryStick	MS-DAT3	SP5
12	MemoryStick	MS-INS	SP2
13	MemoryStick	MS-DAT2	SP8
14	MemoryStick	MS-DAT0	SP9
15	MemoryStick	MS-DAT1	SP12
16	MemoryStick	MS-BS	SP14
17	MemoryStick	MS-VSS	POWER
18	SD	SD-CLK	SP8
19	MMC_PLUS	MMC-DAT6	SP7
20	SD	SD-VSS	POWER
21	MMC_PLUS	MMC-DAT7	SP5
22	SD	SD-DAT0	SP4
23	SD	SD-DAT1	SP3
24	SD	SD-COM(SW)	
25	SD	SD-CD(SW)	SP6
26	XD	XD-GND	POWER
27	XD	XD-CD	XD_CD#
28	XD	XD-R/B	SP1
29	XD	XD-RE	SP2
30	XD	XD-CE	SP3
31	XD	XD-CLE	SP4
32	XD	XD-ALE	SP5
33	XD	XD-WE	SP6
34	XD	XD-WP	SP7
35	XD	XD-GND	POWER
36	XD	XD-D0	SP8
37	XD	XD-D1	SP9
38	XD	XD-D2	SP10
39	XD	XD-D3	SP11
40	XD	XD-D4	SP12
41	XD	XD-D5	SP13
42	XD	XD-D6	SP14
43	XD	XD-D7	XD-D7
44	XD	XD-VCC	POWER
45	SD	SD-WP(SW)	SP1

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CARD Reader CONN	
Size	Document Number	Rev		
A3	Nirvana 13	A00		
Date:	Tuesday, January 18, 2011	Sheet	74	of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Wednesday, December 22, 2010	Sheet 75 of 103
------------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010

Rev

A00

Reserved

Sheet 76 of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010

Rev

A00

Reserved

Sheet 77 of 103

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Nirvana 13

Date:

Wednesday, December 22, 2010

Rev

A00


Reserved

Sheet 78 of 103

Free Fall Sensor

| Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



For ADI G-sensor : R7901 is required.
For ST G-sensor : R7901 need DY

09/0422

- ```
(#1) Just pull +3.3V_RUN ~ Ref. Rothschild
(#2) FAE/ DY is ok, chip internal pull-up resistors
(#3) From spec, Slave Address(SAD) is 001110xb
 Pull HIGH SAD is 0011101b
 Pull GND SAD is 0011100b
```

### Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Nirvana 13

Date: Wednesday, December 22, 2010

Rev  
A00

Sheet 80 of 103

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Nirvana 13**

Rev

**A00**

Date: Wednesday, December 22, 2010

Sheet 81 of 103

# IO Board CONN 80 pin

**USB3.0 CLK**  
**WWAN USB**

**WWAN PCIE**  
**WWAN PCIE**

**WWAN SMBUS**

**LAN PCIE**  
**LAN PCIE**

(20) CLK\_PCIE\_USB3  
(20) CLK\_PCIE\_USB3#  
(18) USB\_PP4  
(18) USB\_PN4


(38) PS\_ID\_R <<<  
(20) PCIE\_RXP3  
(20) PCIE\_RXN3  
(20) PCIE\_TXP3  
(20) PCIE\_TXN3

(4,15,20,65,79) PCH\_SMBDATA  
(14,15,20,65,79) PCH\_SMBCLK

1V\_USB30  
(62) 1V\_USB30\_L00\_FB  
3D3V\_S0

(20) CLK\_PCIE\_WWAN\_REQ#  
(22) 3G\_EN  
(68) WWAN\_LED#  
(18) USB30\_SMI#

(20) PCIE\_RXP2  
(20) PCIE\_RXN2  
(20) PCIE\_TXP2  
(20) PCIE\_TXN2  
(20) PCIE\_CLK\_LAN\_REQ#



**USB3.0 PCIE**

**USB3.0 PCIE**

**LAN CLK**

**WWAN CLK**


**5V\_USB FOR USB3.0 POWER at least 4A**

**1D05V\_VTT FOR USB3.0 POWER at least ?A**




**3D3V\_S5 FOR LAN POWER at least over 3pin amount.**

**1D5V\_S0 FOR USB3.0 POWER at least ?A**

## Media Button Board Connector



20110103 A00:  
Change R8201-R8203 to 1k.  
20110104 A00:  
Merge R8201-R8203 to RN8201 1k array resistor.  
20110113 A00:  
Swap RN8201 base on swap report.



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title                           |                                   |                |
|---------------------------------|-----------------------------------|----------------|
| <b>IO Board Connector</b>       |                                   |                |
| Size A3                         | Document Number <b>Nirvana 13</b> | Rev <b>A00</b> |
| Date: Tuesday, January 18, 2011 | Sheet 82                          | of 103         |

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

|           |                   |            |
|-----------|-------------------|------------|
| Size      | Document Number   | Rev        |
| <b>A3</b> | <b>Nirvana 13</b> | <b>A00</b> |

|                                    |                 |
|------------------------------------|-----------------|
| Date: Wednesday, December 22, 2010 | Sheet 83 of 103 |
|------------------------------------|-----------------|

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

Date: Wednesday, December 22, 2010

Sheet 84 of 103

A3

Nirvana 13

A00

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A3

Date: Wednesday, December 22, 2010

Document Number

**Nirvana 13**

Sheet 85 of 103

Rev

**A00**

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

**Nirvana 13**

Rev

**A00**

Date: Wednesday, December 22, 2010

Sheet 86 of 103

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

**A3**

Document Number

**Nirvana 13**

Rev

**A00**

Date: Wednesday, December 22, 2010

Sheet 87 of 103

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**A3**

Size

**Reserved**

Document Number

**A00**

Rev

Date: Wednesday, December 22, 2010

Sheet 88 of 103

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

|            |                                      |                   |
|------------|--------------------------------------|-------------------|
| Size<br>A3 | Document Number<br><b>Nirvana 13</b> | Rev<br><b>A00</b> |
|------------|--------------------------------------|-------------------|

|                                    |                 |
|------------------------------------|-----------------|
| Date: Wednesday, December 22, 2010 | Sheet 89 of 103 |
|------------------------------------|-----------------|

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Nirvana 13

Rev  
A00

Date: Wednesday, December 22, 2010

Sheet 90 of 103

(Blanking)

<Core Design>

|                                                                                       |                              |                                                                                                              |                 |
|---------------------------------------------------------------------------------------|------------------------------|--------------------------------------------------------------------------------------------------------------|-----------------|
|  |                              | <b>Wistron Corporation</b><br>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title                                                                                 |                              |                                                                                                              |                 |
| <b>Reserved</b>                                                                       |                              |                                                                                                              |                 |
| Size                                                                                  | Document Number              |                                                                                                              | Rev             |
| A3                                                                                    | <b>Nirvana 13</b>            |                                                                                                              | <b>A00</b>      |
| Date:                                                                                 | Wednesday, December 22, 2010 |                                                                                                              | Sheet 91 of 103 |

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reverved**

|      |                   |            |
|------|-------------------|------------|
| Size | Document Number   | Rev        |
| A3   | <b>Nirvana 13</b> | <b>A00</b> |

|       |                              |       |    |    |     |
|-------|------------------------------|-------|----|----|-----|
| Date: | Wednesday, December 22, 2010 | Sheet | 92 | of | 103 |
|-------|------------------------------|-------|----|----|-----|

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Nirvana 13

Date: Wednesday, December 22, 2010

Rev  
A00

Sheet 93 of 103

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Reserved*

Size

Document Number

Rev

*Nirvana 13*

*A00*

Date: Wednesday, December 22, 2010

Sheet 94 of 103

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Nirvana 13**

Date: Wednesday, December 22, 2010

Rev  
**A00**

Sheet 95 of 103

**Reserved**

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Nirvana 13**

Rev  
**A00**

Date: Wednesday, December 22, 2010Sheet 96 of 103



(AC mode)

Within logic high level and disable if it is less than the logic low level.

VISAPF\_Sus must be powered up before VccSus1\_3, or after VccSus1\_3 within 0.7 V. Also, VISAPF\_Sus must power down after VccSus1\_3, or before VccSus1\_3 within 0.7 V.



Not floating.

sense the power button status

This signal has an internal pull-up resistor and has an internal 16 ns de-bounce on the input.

V5REF must be powered up before Vcc1\_3, or after Vcc1\_3 within 0.7 V. Also, V5REF must power down after Vcc1\_3, or before Vcc1\_3 within 0.7 V.

This signal represents the Power Good for all the non-CORE and non-graphics power rails.



red word: KBC GPIO

Sense the power button status


VREF\_Sns must be powered up before VocSns1\_3, or after VocSns1\_3 within 0.7 V. Also, VREF\_Sns must power down after VocSns1\_3, or before VocSns1\_3 within 0.7 V.

V1REF must be powered up before Vcc1\_3, or after Vcc1\_3 within 0.7 V. Also, V1REF must power down after Vcc1\_3, or before Vcc1\_3 within 0.7 V.



This signal represents the  
Good for all the acc-CORE  
non-graphics power rails.




# Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM




Power Up Sequence: -8 ~ 13



# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




<Core Design>

# Thermal Block Diagram



# Audio Block Diagram



| Version | Date     | Page                          | Function | Change Item                                                                                                                                                                                                                                                                                                                |
|---------|----------|-------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A00     | 20101222 | 40                            | Power    | Power/Brian: Change PR4047 to 174k ohm from 121k ohm. Change PR4035 to 300k from 49.9k. Change PR4031 to 150k from 0 ohm. Change PR4034 to 0 ohm pad. Stuff PQ4003. Change PR4036 to 0 ohm pad. Stuff PQ4004. Change PR4037 to 76.8k ohm from 49.9k ohm. Change PR4032 to 0 ohm pad.                                       |
| A00     | 20101222 | 42                            | Power    | Power/Brian: Change PU4201 to 74.01316.F33.                                                                                                                                                                                                                                                                                |
| A00     | 20101224 |                               | EE       | Change all of 0ohm to short pad at X-build stage:<br>0402: R1404 R1405 R1503 R1504 R5010~R5012 R1807 R2301 R2306 R2307 R2308 R2404 R2405 R2735 R2737 R2758 R2759 R2760 R3614 R3710<br>0603: R5803 R5804 R8507<br>Parallel resistor: RN1704 RN2010 RN2011 RN2012 RN2013 RN2014 RN2016<br>RN5117,RN5112,RN5113,RN5114,RN5115 |
| A00     | 20101224 |                               | EE       | Rename PRN3901 to PN3901. Rename PTC4101~PTC4103 to PT4101~PT4103. Rename PTC4502,PTC4509 to PT4502~PT4509. Rename PTC4601,PTC4602 to PT601~PT4602. Rename PTC4801 to PT4801. Rename LINEOUT1 to LOUT1. Rename PWRBTN1 to PWRBT1. Rename HALLSW1 to LID1.                                                                  |
| A00     | 20101224 | 27                            | EE       | Change R2724 to 47K from 33K.                                                                                                                                                                                                                                                                                              |
|         |          |                               |          |                                                                                                                                                                                                                                                                                                                            |
| A00     | 20101224 | 28                            | EE       | If stuff P2800EA1 then must stuff R2803,R2804 C2805 but if stuff P28003B0 should be un-stuff.                                                                                                                                                                                                                              |
| A00     | 20101224 | 45,46                         | Power    | Change PR4514,PR4607 to 0ohm short pad from 0402 and un-stuff PC4523 at X-Build stage.                                                                                                                                                                                                                                     |
| A00     | 20101224 | 28                            | EE       | If stuff P2800EA1 then must stuff R2803,R2804 C2805 but if stuff P28003B0 should be un-stuff.                                                                                                                                                                                                                              |
| A00     | 20101227 | 32,42,49<br>62,64,65<br>69,70 | EE       | Change R3210,R3211:PR4217~PR4220,PR4254;R4908,R4909,R4903,R4910,R4913~R4916, R4917,R4918;R6205;R6403,R6404;R6511;R6902;R7002 to 0R 0402 pad.                                                                                                                                                                               |
| A00     | 20101228 | 23                            | EE       | 0402 0R pad: R2301.                                                                                                                                                                                                                                                                                                        |
| A00     | 20101228 | 27,62,82                      | EE       | VGA_THRM change to USB_PWR_EN.                                                                                                                                                                                                                                                                                             |
| A00     | 20101228 | 27                            | EE       | Change R2756,R2763,R2766 to 0R short pad.                                                                                                                                                                                                                                                                                  |
| A00     | 20101228 | 28                            | EE       | Un-stuff U2805 G709T1UF related circuit and R2812 then stuff R2805 at X-Build.                                                                                                                                                                                                                                             |
| A00     | 20101229 | 71                            | EE       | DB1 change to ZZ.00PAD.Y41(solder mask type) and keep un-stuff at X-Build stage.                                                                                                                                                                                                                                           |
| A00     | 20101229 | 27,62,82                      | EE       | Rename USB_PWR_EN to USB3_PWR_ON. Remove R6205,R620. Remove R2809 and R8210. Connect USB3_PWR_ON from KBC to IOBD1.61.                                                                                                                                                                                                     |
| A00     | 20101230 | 41,46,65                      | EE       | Change PR4119 to 0R short pad. Change PR4114 to 0R short pad. Follow the standard schematics: remove PR4615,PR4616. Change R6406,R6405 to 0R short pad. Change PR4116 to 0R0603 short pad. Change PR4106 to 0R0603 short pad. Change R6510 to 0R 0603 pad. Change PR4103,PR4104 to 0R0805 short pad.                       |
| A00     | 20101231 | 43                            | Power    | Power/Brian: change PL4201 to 68.2415N.101 from 68.10110.10G.                                                                                                                                                                                                                                                              |
| A00     | 20101231 | 42,50,18<br>14,9,8            | EE       | Change PR4209,PR4212 to PN4201 10k array resistor. Change R5004,R5005 to RN5001 33 ohm array resistor. Merge R1804,R1806 to RN1804 22 ohm array resistor. Merge R1401,R1402 to RN1401 10k ohm array resistor. Merge R906,R907 to RN902 100 ohm array resistor. Merge R801,R802 to RN801 100 ohm array resistor.            |
| A00     | 20110103 | 68,82                         | EE       | Change R6801,R8201~R8203 to 1k.                                                                                                                                                                                                                                                                                            |
| A00     | 20110103 | 68,82                         | EE       | Change R6801,R8201~R8203 to 1k.                                                                                                                                                                                                                                                                                            |
| A00     | 20110104 | 5                             | EE       | merge R512,R514 to RN502 1k array resistor.                                                                                                                                                                                                                                                                                |
| A00     | 20110104 | 8                             | EE       | Swap VCC_CORE to RN801.4 and VCCSENSE to RN801.1.                                                                                                                                                                                                                                                                          |
| A00     | 20110104 | 9                             | EE       | Swap VCC_GFXCORE to RN902.1 and VCC_AXG_SENSE to RN902.4.                                                                                                                                                                                                                                                                  |
| A00     | 20110104 | 14                            | EE       | Change RN1401 to 0R short pad.                                                                                                                                                                                                                                                                                             |
| A00     | 20110104 | 15                            | EE       | Change R1502 to 0R0402 short pad.                                                                                                                                                                                                                                                                                          |
| A00     | 20110104 | 17                            | EE       | Merge RN1701,RN1706 to RN1703 2.2k array resistor.                                                                                                                                                                                                                                                                         |
| A00     | 20110104 | 32,49,57<br>64                | EE       | Remove TR3201,TR4902,R5718,R5719,TR6401                                                                                                                                                                                                                                                                                    |
| A00     | 20110104 | 68,69                         | EE       | Change R6804,R6806,R6808,R6810,R6906 to 620 ohm 5% .                                                                                                                                                                                                                                                                       |
| A00     | 20110104 | 82                            | EE       | Merge R8201~R8203 to RN8201 1k array resistor.                                                                                                                                                                                                                                                                             |
| A00     | 20110107 | 68,69                         | EE       | Change R6804,R6806,R6808,R6810,R6906 to 1k ohm 5% .                                                                                                                                                                                                                                                                        |

<Core Design>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

SizeA3

Document Number

Date: Thursday, January 06, 2011

Sheet 103 of 103

Rev

A00

Change History

Nirvana 13

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size  
A3

Document Number  
**Nirvana 13**

Rev  
**A00**

Date: Thursday, January 06, 2011

Sheet 103 of 103

| Version | Date     | Page                       | Function | Change Item                                                                                                                                                                                                           |
|---------|----------|----------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A00     | 20110107 | 49                         | EE       | Change F4902 to 0603 0 ohm.                                                                                                                                                                                           |
| A00     | 20110110 | 21                         | EE       | Merge R2115,R2116 to RN2101.                                                                                                                                                                                          |
| A00     | 20110110 | 41                         | Power    | Change PG4110,PG4112,PG4114-PG4119,PG4122,PG4126,PG4129,PG4131,PG4133,PG4135~PG4138,PG4140,PG4142,PG4102-PG4109,PG4111,PG4113,PG4118,PG4120,PG4123,PG4101,PG4127,PG4130,PG4132,PG4134, PG4139,PG4141 to ZZ.CLOSE.001. |
| A00     | 20110110 | 41                         | Power    | Add PT4104 47uF.                                                                                                                                                                                                      |
| A00     | 20110111 | 49,51                      | EE       | Change R4908,R4909,R4903,R4910,R4913~R4916 R4917,R4918 to 0R 0402 reisstors. Change R5101~R5108 to 0 ohm array resistors RN5102~RN5105. Change RN5117 to 0 ohm resistor.                                              |
| A00     | 20110112 | 20                         | EE       | Change C2007,C2008 to 15pF from 12pF base on vendor's report.                                                                                                                                                         |
| A00     | 20110112 | 41                         | EE       | Change PT4104 to 100uF.                                                                                                                                                                                               |
| A00     | 20110113 | 8,9                        | EE       | Change RN801,RN902 to 100 ohm 1% (66.10156.04L).                                                                                                                                                                      |
| A00     | 20110113 | 5,8,9<br>17,18,21<br>42,82 | EE       | Swap RN502,RN801,RN902,RN1703,RN1804,RN2101,RN4201,RN8201 base on swap report.                                                                                                                                        |
| A00     | 20110118 | 51                         | EE       | Remove RN5117 for PCH_HDMI_CLK and PCH_HDMI_DATA.                                                                                                                                                                     |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |
|         |          |                            |          |                                                                                                                                                                                                                       |