


JV71-M V Block Diagram

Project code: 91.4FX01.001
PCB P/N : 48.4FX01.0SA
REVISION : 09242 -1



SYSTEM DC/DC	
ISL62392	42
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(7A) 5V_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC	
TPS51124	43
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D5V_S3(12A)
RT9026	
1D5V_S3	DDR_VREF_S3 (1.2A)
RT9018	
1D5V_S3	1D1V_S0(2A)
TPS51117	
DCBATOUT	FBVDD(4A)
CHARGER	
ISL88731A	47
INPUTS	OUTPUTS
DCBATOUT	BT+
CPU DC/DC	
ISL6266A	41
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A
VGA_CORE	
RT8202A	47
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 13A
GFXCORE	
ISL6263A	46
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

PCB STACKUP

TOP	L1
GND	L2
S	L3
S	L4
GND	L5
BOTTOM	L6

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55, 53, 51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default). 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

UMA

1

緯創資通Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference

Size A3

Document Number

JV71

Rev


-2


Date: Thursday, July 02, 2009

Sheet 2

of


60






H_SWING routing Trace width and Spacing use 10 / 20 mil



H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_RCOMP routing Trace width and Spacing use 10 / 20 mil




Place them near to the chip (< 0.5")




HOST


UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.








CANTIGA-GM-GP-U-NF
71.CNTIG.00U




CANTIGA-GM-GP-U-NF
71.CNTIG.00U







CANTIGA-GM-GP-U-NF
71.CNTIG.00U



VSS SCB
NCTF TEST P.TN:
A3, C1, A48, BH1, BH48

VSS NCTF

NC

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

VSS NCTF

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3

NCTF VSS SCB#BH48

NCTF VSS SCB#BH1

NCTF VSS SCB#A48

NCTF VSS SCB#C1

NCTF VSS SCB#A3


NCTF VSS SCB#BH48


NCTF VSS SCB#BH1


NCTF VSS SCB#A48



NCTF VSS SCB#C1

NCTF VSS SCB#BH48











Layout Note : Near Pin 1



62.10017.E21
High 9.2mm
2nd = 62.10017.A51




Title			
DDR3 Socket2			
Size	Document Number	Rev	
	JV71	-	
Date: Thursday, July 02, 2009	Sheet 17	of 60	


Put decap near power(0.9V) and pull-up resistor




*Put decap near power(0.9V)
and pull-up resistor*



LCD/INVERTER/CCD CONN




Layout Note:
Place these resistors
close to the CRT-out
connector





Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR



Hsync & Vsync level shift




DDC_CLK & DATA level shift



UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

SATA Connector



UMA


ODD Connector



UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ODD			
Size	Document Number		Rev
	JV71		-2
Date:	Thursday, July 02, 2009	Sheet	23 of 60

BLUETOOTH MODULE



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number



JV71

Rev



-2

Date: Thursday, July 02, 2009

Sheet 24 of 60



SA 4.14




UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB CONN	
Size Document Number	Rev JV71 -2
Date: Thursday, July 02, 2009 Sheet 25 of 60	



- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.

LAN Connector




LAN Connector







LINE IN





LINE OUT



MIC IN



Internal Speaker





UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AUDIO jack			
Size	Document Number		Rev
	JV71		-2
Date:	Thursday, July 02, 2009	Sheet 30 of 60	

MDC 1.5 CONN

SB 0601




UMA

Title	
MDC	
Size	Document Number
	JV71
Date: Thursday, July 02, 2009	Sheet 31 of 60
Rev -2	


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Mini Card Connector(WLAN)

Support debug-card



Place near MINI11






























Mini Card Connector


UMA

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MINI CARD	
Size A3	Document Number JV71
Date: Thursday, July 02, 2009	Sheet 33 of 60
Rev -2	






Internal KeyBoard Connector



MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1


KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24




24 1


Cover Up Switch

2nd source: 20.F00984.002






GOLDEN FINGER FOR DEBUG BOARD





UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BIOS			
Size	Document Number		Rev
	JV71		-2
Date:	Thursday, July 02, 2009		Sheet 36 of 60

TOUCH PAD







SB 0518 Finger printer




UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: Touch PAD and FP			
Size	Document Number		Rev
			-2
Date: Thursday, July 02, 2009	Sheet	37 of 60	


LED




Run Power




CPU_CORE
ISL6266A




TPS51124
1D8V/1D05V




ISL62392
5V/3D3V




GFX_CORE
ISL6263A




Adapter



RT9018A 1D1V S0




RT9026 DDR_VREF_S3




TPS51117 FBVDD




RT8202A VGA CORE





Charger ISL88731A



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

0D75V

Size
A3


Document Number

JV71

Rev
-2


Date: Thursday, July 02, 2009


Sheet 44 of 60




$$V_{out} = 0.75V * (R1 + R2) / R2$$

UMA





BATTERY CONNECTOR







Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
















AD/BATT CONN

-2

Sheet 48 of 60



2ND = 79.10112.3JL
79.10712.L02



Check test point

3D3V_S0

1

TP214 AFTE14P-GP

3D3V_AUX_S5

1

TP213 AFTE14P-GP

3D3V_S5

1

TP210 AFTE14P-GP

5V_S5

1

TP209 AFTE14P-GP

13,35 PM_PWRBTN# <<<

1

TP142 AFTE14P-GP

4,12,39 H_PWRGD <<<

1

TP161 AFTE14P-GP

35,42 S5_ENABLE <<<

1


TP160 AFTE14P-GP



4,6 H_CPURST# <<<

1


TP112 AFTE14P-GP



Test Point放在Dimm Door打開可量測處





UMA








GP



VGA CORE




Title			
N10M(6/6) POWER			
Size A3	Document Number		Rev
	JV71		-2
Date:	Thursday, July 02, 2009	Sheet 57 of	60





2ND = H_72.51G63.C0U S_72.41164.H0U

DIS



2ND = H_72.51G63.C0U S_72.41164.H0U

DIS



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VRAM(2/2)		
Size	Document Number		JV71		Rev
A3					-2
Date:	Thursday, July 02, 2009	Sheet	59	of	60

SA

SB

SC

-1

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HISTORY

Size
A2

Document Number
JV71

Date
Thursday, July 02, 2009

Rev
-2

Sheet
60

of
60