


SNIPE Block Diagram



PCB Layer Stackup

- L1: Signal 1
- L2: GND
- L3: Signal 2
- L4: Signal 3
- L5: VCC
- L6: Signal 4

Battery Charger

MAX1909ETI

INPUTS	OUTPUTS
--------	---------

AD+ BAT+	DCBATOUT
-------------	----------

SYSTEM DC/DC

MAX1999EEI

INPUT	OUTPUT
-------	--------

DCBATOUT	5V_S5, 3D3V_S5
----------	-------------------

SYSTEM DC/DC

TPS 5130

INPUT	OUTPUT
-------	--------

DCBATOUT	2D5V_S3 1D8V_S5 1D2V_S0
----------	-------------------------------

CPU V CORE

ISL6559CR

INPUT	OUTPUT
-------	--------

DCBATOUT	VCC_CORE_S0
----------	-------------

SYSTEM POWER

LP2951ACM/APL5331KAC-TR

INPUT	OUTPUT
-------	--------

2D5V_S3 DCBATOUT	1D25V_S3 5V_AUX_S5
---------------------	-----------------------


緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipex Hsien 221, Taiwan, R.O.C.

Title BLOCK DIAGRAM		
Size A3	Document Number SNIPE	Rev SA
Date: Monday, November 22, 2004	Sheet 1 of 56	

- SA to SB need to check
1. connect G781 Thermal Alert pin to VGA_GPIO14
 2. ene KBC P165 LPCRST# , we suggest pull low avoid leakage
 3. Clk to NB need to add Cap. when the trace change layer.
 4. check page 9. what is the value of R481,R486, R498 and R499 is 100 ohm or 12 ohm.
 5. check page 15, if on discrete mode does the 1D8V_S0 power for lvds should dummy or still conect on power plan.
 6. check page 19, can the 0 ohm resistance be dummied on P.19 right hand side?
 7. check page 20, R203's voltage on pin 2.
 8. page 21. check when the unused USB pin should be pull down or floating.
 9. Can R471 change to common value?
 10. check giga lan and 10/100 connect. Does them the same or can chose a cheaper one?
 11. page 38. 12VGATE_S0 can decreased resistance.
 12. Does the 1D5V_VGA_S0 can come from TPS5130?


Schematic change:
R659, change from 0R2 to 10Kr2





HTT for CPU sideA
Transmit power
and NB sideA Receive
power

HTT for CPU sideB
Receive power
and NB sideA
Transmit power



62.10030.041

By ME request U11 P/N:

BGA754-SKT-U


Main 62.10030.041

Second 62.10053.191


Third 62.10053.201

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU(1/4) HyperTransport I/F	
Size	Document Number
A3	SNIFE
Date: Thursday, November 18, 2004	Sheet 4 of 56
Rev	SA


2D5V_VDDA_S0



LAYOUT: Route VDDA trace approx. 50 mils wide (use 2x25 mil traces to exit ball field) and 500 mils long.






HDT Connectors



Validation Test Points


LAYOUT: Place close to the CPU.




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.


U13E	VSS	N20	VCC_CORE_S0	U13D	2D5V_S3
Y17	VSS	L20	L7	VDD	E4
K17	VSS	J20	AC15	VDDIO	G4
H17	VSS	AF19	AD19	VDDIO	J4
F17	VSS	H18	B20	VDDIO	L4
E18	VSS	Y19	E21	VDD	N4
AJ26	VSS	K19	H19	VDDIO	U4
AF29	VSS	H22	F19	VDDIO	W4
AC18	VSS	J23	D19	VDDIO	AA4
AA18	VSS	F19	AC18	VDDIO	AC4
J18	VSS	D19	N7	VDDIO	AE4
G16	VSS	F26	L9	VDD	D5
E16	VSS	AA18	G18	VDDIO	AF5
AH14	VSS	R16	V10	VDD	F6
AD15	VSS	G13	AB17	VDDIO	H6
AB15	VSS	K14	H15	VDDIO	K6
E15	VSS	F15	AB14	VDDIO	M6
D16	VSS	G28	G15	VDDIO	P6
AE14	VSS	D28	J15	VDD	T6
AC14	VSS	AA15	B28	VDDIO	V8
AA14	VSS	C27	H16	VDDIO	Y8
G14	VSS	AH26	K16	VDDIO	AB6
AF17	VSS	AE26	Y16	VDDIO	AD6
AD13	VSS	AD26	AB16	VDDIO	D7
AB13	VSS	Y26	G17	VDDIO	G7
Y13	VSS	T26	J17	VDDIO	J7
V13	VSS	M26	AA17	VDDIO	AC7
H13	VSS	H26	AC17	VDDIO	AF7
F13	VSS	D26	AE17	VDDIO	F8
AH12	VSS	B26	F18	VDDIO	H8
AC12	VSS	C25	K18	VDDIO	AB8
AA12	VSS	R25	Y18	VDDIO	AD8
G12	VSS	AJ24	AG18	VDDIO	D9
B12	VSS	AG24	AD18	VDDIO	G9
AD11	VSS	AC24	AG19	VDDIO	AC9
AB11	VSS	AA24	E19	VDDIO	AF9
Y11	VSS	W24	G19	VDDIO	F10
K11	VSS	U24	AC19	VDDIO	D11
H11	VSS	R24	AA19	VDDIO	AD10
AH10	VSS	J19	J19	VDDIO	AE11
AC10	VSS	J24	E20	VDDIO	F12
W10	VSS	H20	K20	VDDIO	AD12
U10	VSS	E24	M20	VDDIO	D13
R10	VSS	AG23	P20	VDDIO	AE13
N10	VSS	AD23	T20	VDDIO	F14
L10	VSS	AB23	V20	VDDIO	AD14
J10	VSS	Y23	Y20	VDDIO	F16
G10	VSS	V23	AB20	VDDIO	AD16
B10	VSS	T23	AD20	VDDIO	D15
AD9	VSS	P23	G21	VDD	R4
Y9	VSS	K23	J21	VDD	N28
V9	VSS	H23	F23	VDD	U28
T9	VSS	L21	N21	VDD	AA28
P9	VSS	AI22	R21	VDD	AE27
M9	VSS	U21	W21	VDD	R7
K9	VSS	AG22	W21	VDD	U7
H9	VSS	AC22	AA21	VDD	W7
F9	VSS	AC21	AC21	VDD	K8
AH8	VSS	AG28	E22	VDD	M8
AC8	VSS	K22	M22	VDD	P8
W8	VSS	R22	P22	VDD	T8
U8	VSS	N22	T22	VDD	V8
R8	VSS	L22	V22	VDD	Y8
N8	VSS	J22	G22	VDD	J9
J8	VSS	Y22	E22	VDD	N9
G8	VSS	B22	AD22	VDD	R9
B8	VSS	AG21	E23	VDD	U9
AD7	VSS	AD21	G23	VDD	W9
AB7	VSS	Y21	L23	VDD	AA9
V7	VSS	V21	N23	VDD	H10
T7	VSS	R23	U23	VDD	K10
P7	VSS	P21	W23	VDD	M10
M7	VSS	K21	AA23	VDD	P10
K7	VSS	AC23	B24	VDD	T10
H7	VSS	F21	D21	VDD	Y10
F7	VSS	D24	F24	VDD	AB10
AH6	VSS	AG20	K24	VDD	G11
AC6	VSS	M24	P24	VDD	J11
AA6	VSS	AC20	T24	VDD	AA11
U6	VSS	W20	V24	VDD	AC11
R6	VSS	J20	AB24	VDD	H12
N6	VSS	G20	AD24	VDD	K12
L6	VSS	AH24	AE25	VDD	Y12
J6	VSS	Y15	K26	VDD	AB12
G6	VSS	B14	P26	VDD	J13
B6	VSS	J12	V26	VDD	AA13
AH4	VSS	AA10	AB9	VDD	AC13
B4	VSS	AB8	Y7	VDD	H14
AH2	VSS	W6	AE2	VDD	AB26
AD2	VSS	D2	AG27	VDD	E28
AB2	VSS	AG25	L24	VDD	B2
Y2	VSS	M23	W22	VDD	
V2	VSS	M22	AH20	VDD	
T2	VSS	B2		VDD	
P2	VSS			VDD	
M2	VSS			VDD	
K2	VSS			VDD	
H2	VSS			VDD	
F2	VSS			VDD	
C29	VSS			VDD	
AH28	VSS			VDD	
AF28	VSS			VDD	
AC28	VSS			VDD	
W28	VSS			VDD	
R28	VSS			VDD	
L28	VSS			VDD	

BGA754-SKT-U








NORMAL TYPE




NOT SUPPORT ECC CHECK
AMD suggested pull-low




REVERSE TYPE




<<< M_ADM_R[7..0] 9
<<< M_DATA_R[63..0] 9
<<< M_DQS_R[7..0] 9
<<< M_AA[13..0] 5.9
<<< M_ABS#[1..0] 5.9
<<< M_BA[13..0] 5.9
<<< M_BBS#[1..0] 5.9



DDR SOCKET PLACEMENT
TOP VIEW PERSPECTIVE DRAWING



PLACE RNs CLOSE TO FIRST DM (DM1), < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS,
CB PINS



5,8 M_CKE#0 <<< M_CKE#0

5,8 M_CKE#1 <<< M_CKE#1


05/10
Remove the damping resistor for AMD suggest.

hexainf@hotmail.com
GRATIS - FOR FREE

**PULL HIGH STUBS < 0.8", PLACE RPs CLOSE TO SECOND DM (DM2)
NO EQUAL LENGTH LIMITATION**








Place it near CPU



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR DAMPING & TERMINATION			
Size A3	Document Number		Rev SA
SNIPE			
Date:	Thursday, November 18, 2004	Sheet 9 of	56



CLAW HAMMER TO NB

NB TO CLAW HAMMER

4 CPUCADOUT[15..0] >>>
4 CPUCADOUTJ[15..0] >>>

CPUCADOUT15 T26 HT_RXCAD15P
CPUCADOUTJ15 R26 HT_RXCAD15N
CPUCADOUT14 U25 HT_RXCAD14P
CPUCADOUTJ14 U24 HT_RXCAD14N
CPUCADOUT13 V26 HT_RXCAD13P
CPUCADOUTJ13 U26 HT_RXCAD13N
CPUCADOUT12 W25 HT_RXCAD12P
CPUCADOUTJ12 W24 HT_RXCAD12N
CPUCADOUT11 AA25 HT_RXCAD11P
CPUCADOUTJ11 AA24 HT_RXCAD11N
CPUCADOUT10 AB26 HT_RXCAD10P
CPUCADOUTJ10 AA26 HT_RXCAD10N
CPUCADOUT9 AC25 HT_RXCAD9P
CPUCADOUTJ9 AC24 HT_RXCAD9N
CPUCADOUT8 AD26 HT_RXCAD8P
CPUCADOUTJ8 AC26 HT_RXCAD8N

CPUCADOUT7 R23 HT_RXCAD7P
CPUCADOUTJ7 R28 HT_RXCAD7N
CPUCADOUT6 T30 HT_RXCAD6P
CPUCADOUTJ6 R30 HT_RXCAD6N
CPUCADOUT5 T28 HT_RXCAD5P
CPUCADOUTJ5 T29 HT_RXCAD5N
CPUCADOUT4 V29 HT_RXCAD4P
CPUCADOUTJ4 U29 HT_RXCAD4N
CPUCADOUT3 Y30 HT_RXCAD3P
CPUCADOUTJ3 W30 HT_RXCAD3N
CPUCADOUT2 Y28 HT_RXCAD2P
CPUCADOUTJ2 Y29 HT_RXCAD2N
CPUCADOUT1 AB29 HT_RXCAD1P
CPUCADOUTJ1 AA23 HT_RXCAD1N
CPUCADOUT0 AC23 HT_RXCAD0P
CPUCADOUTJ0 AC28 HT_RXCAD0N

4 CPUHTTCLKOUT1 >>> CPUHTTCLKOUT1 Y26 HT_RXCLK1P
4 CPUHTTCLKOUTJ1 >>> CPUHTTCLKOUTJ1 W26 HT_RXCLK1N
4 CPUHTTCLKOUT0 >>> CPUHTTCLKOUT0 W29 HT_RXCLK0P
4 CPUHTTCLKOUTJ0 >>> CPUHTTCLKOUTJ0 W28 HT_RXCLK0N
4 CPUHTTCTLOUT0 >>> CPUHTTCTLOUT0 P29 HT_RXCTLP
4 CPUHTTCTLOUTJ0 >>> CPUHTTCTLOUTJ0 N29 HT_RXCTLN

1D2V_HT0A_S0 R94 1 2 49D9R2F HT_RXCALN D27 HT_RXCALN
R87 1 2 49D9R2F HT_RXCALP E27 HT_RXCALP

U20A

PART 10F6


HYPER TRANSPORT CPU I/F

HT_TXCAD15P R24 NB0CADOUT15
HT_TXCAD15N R25 NB0CADOUTJ15
HT_TXCAD14P N26 NB0CADOUT14
HT_TXCAD14N P26 NB0CADOUTJ14
HT_TXCAD13P N24 NB0CADOUT13
HT_TXCAD13N N25 NB0CADOUTJ13
HT_TXCAD12P L26 NB0CADOUT12
HT_TXCAD12N M26 NB0CADOUTJ12
HT_TXCAD11P J26 NB0CADOUT11
HT_TXCAD11N K26 NB0CADOUTJ11
HT_TXCAD10P J24 NB0CADOUT10
HT_TXCAD10N J25 NB0CADOUTJ10
HT_TXCAD9P G26 NB0CADOUT9
HT_TXCAD9N H26 NB0CADOUTJ9
HT_TXCAD8P G24 NB0CADOUT8
HT_TXCAD8N G25 NB0CADOUTJ8

HT_TXCAD7P L30 NB0CADOUT7
HT_TXCAD7N M30 NB0CADOUTJ7
HT_TXCAD6P L28 NB0CADOUT6
HT_TXCAD6N L29 NB0CADOUTJ6
HT_TXCAD5P J29 NB0CADOUT5
HT_TXCAD5N K29 NB0CADOUTJ5
HT_TXCAD4P H30 NB0CADOUT4
HT_TXCAD4N H29 NB0CADOUTJ4
HT_TXCAD3P E29 NB0CADOUT3
HT_TXCAD3N E28 NB0CADOUTJ3
HT_TXCAD2P D30 NB0CADOUT2
HT_TXCAD2N E30 NB0CADOUTJ2
HT_TXCAD1P D28 NB0CADOUT1
HT_TXCAD1N D29 NB0CADOUTJ1
HT_TXCAD0P B29 NB0CADOUT0
HT_TXCAD0N C29 NB0CADOUTJ0


HT_TXCLK1P L24 NB0HTTCLKOUT1 >>> NB0HTTCLKOUT1 4
HT_TXCLK1N L25 NB0HTTCLKOUTJ1 >>> NB0HTTCLKOUTJ1 4
HT_TXCLK0P F29 NB0HTTCLKOUT0 >>> NB0HTTCLKOUT0 4
HT_TXCLK0N G29 NB0HTTCLKOUTJ0 >>> NB0HTTCLKOUTJ0 4
HT_TXCTLP M29 NB0HTTCTLOUT >>> NB0HTTCTLOUT 4
HT_TXCTLN M28 NB0HTTCTLOUTJ >>> NB0HTTCTLOUTJ 4
HT_TXCALP B28 HT_TXCALR80 1 2 100R2F
HT_TXCALN A28 HT_TXCALN

NB0CADOUT[15..0] 4
NB0CADOUTJ[15..0] 4




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			NB-RS480M_HT	
Size	Document Number			Rev
A3	SNIP			SA
Date: Thursday, November 18, 2004		Sheet	11	of 56





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NB-RS480M_MEM/PCIE_LINK I/F			
Size A3	Document Number		Rev SA
SNIPe			
Date:	Thursday, November 18, 2004	Sheet 12 of	56








CRT




CRT CONN

200mA Rating/Spec 500mA




By ME request CRT1 P/N:
Main 20.B0026.A15
Second 20.B0034.015

TV CONN




By ME request TV1 P/N:
Main 22.10021.A91
Second 22.10021.B01



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT / TV		
Size	Document Number	Rev
A3	SNIFE	SA
Date: Thursday, November 18, 2004		
Sheet 16 of 56		


INVERTER/LED



LCD CONN


TOP VIEW

LCD CONN




LCD POWER


Layout 40 mil
LCDPOWER_S0






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			INV / LCD		
Size	Document Number		Rev		SA
A3	SNIPE				
Date:	Thursday, November 18, 2004		Sheet	17	of 56










REQUIRED SYSTEM STRAPS


	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHZ-Clock Input Buffer DEFAULT	USB PHY PWRDOWN DISABLE DEFAULT	USB INT PLL48 DEFAULT	14MHZ OSC MODE DEFAULT	CPU I/F=K8 DEFAULT	ROM TYPE H,H=PCI (X Bus) ROM H,L=LPC ROM I	
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTENNAL RTC (NOT SUPPORTED W/IT8712)	SIO 48MHz DEFAULT	48MHZ-Crytsal Pad	USB PHY PWRDOWN ENABLE	USB EXT. 48MHZ	14MHZ XTAL MODE	CPU I/F=P4	L,H=LPC ROM II L,L=Firmware Hub ROM	





DEBUG STRAPS

	PDAK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	USE LONG RESET DEFAULT	RESERVED	RESERVED	RESERVED	RESERVED	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	RESERVED
STRAP LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	


G791 Thermal sensor & Fan controller




USB PORT



BLUETOOTH MODULE CONNECTOR



MDC 1.5 CONNECTOR



21 USB_PN0

21 USB_PP0

21 USB_PN1






21 USB_PP1

21 USB_PN2

21 USB_PP2

21 USB_PN3

21 USB_PP3




By Sourcer request change P/N:
From 22.10218.701
To 22.10218.F51

By ME request P/N:
Main 22.10218.F51
Second 22.10218.F41

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
USB and MDC		
Size	Document Number	Rev
A3	SNIP	SA
Date:	Thursday, November 18, 2004	Sheet 24 of 56

HDD




By ME request change P/N:
from 20.F0385.044
to 20.F0385.A44


CDROM




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD / CDROM		
Size	Document Number	Rev
A3	SNIFE	SA
Date:	Thursday, November 18, 2004	Sheet 25 of 56






1394 Connector




By ME request SKT2 P/N:
Main 20.90036.001
Second 22.10245.141






Power switch




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



18,27,31 PCI_CBE#[3..0]
18,22,27,31 PCI_AD#[31..0]




Do not stuff
when using GLAN



Do not stuff
when using 10/100



Do not stuff
when using GLAN

Do not stuff
when using 10/100




GIGALAN: RTL8110SBL
10/100 LAN: RTL8100C

Do not stuff
when using GLAN




Link: Green - 10Mbps/802.11b
 Orange - 100Mbps/802.11a
 Yellow - 1Gbps


Activity: Yellow



By ME request for
 10/100 LAN change P/N:
 From 22.10177.621
 To 22.10177.731
 By ME request for
 GigaLAN JK1 P/N:
 Main 22.10177.601
 Second 22.10245.771
 By ME request change P/N:
 From 20.D0121.102
 To 21.D0010.102



Do not stuff
 when using GLAN




10/100M Lan Transformer

By Sourcer request change P/N:
 From 68.H0013.301
 To 68.0H80P.301


Do not stuff
 when using 10/100

By Sourcer request change P/N:
 From 68.H5015.301
 To 68.02402.30A

GIGA Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




Stuff for RTL8100C

Do not stuff
 when using GLAN

For 10/100 Cap. change
 to SCD1U


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN_CONN 10/100/1000		
Size	Document Number	Rev
A3	SNIFE	SA
Date:	Thursday, November 18, 2004	Sheet 30 of 56




MINI-PCI




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		MINI-PCI	
Size	Document Number	SA	
A3	SNIFE	SA	
Date:	Thursday, November 18, 2004	Sheet	31 of 56






LINE IN






By ME request LIN1 P/N:
Main 22.10271.031
Second 22.10088.381
By ME request LOUT1 P/N:
Main 22.10147.031
Second 22.10251.031

LINE OUT





For support S/PDIF, P/N: 22.10257.001 FOXCONN







Internal KeyBoard CONN





EMI Bypass cap.






ROM SIZE MAX. 512KBYTE




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
SUPER IO NC87381			
Size A3	Document Number		Rev SA
	SNIPE		
Date:	Thursday, November 18, 2004	Sheet 37 of	56



Run Power



Suspend Power




R350 & R589 WILL BE REMOVED ON VER SB

Power On Logic

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
PWR CTL LOGIC / PWR PLANE			
Size A3	Document Number SNIE		Rev SA
Date: Thursday, November 18, 2004		Sheet 38 of	56

CPU_CORE
Intersil 6559CR + ISL6207CB*3 (Dummy *1)




VCC_CORE_S0 (Imax=53A)


TI TPS5130
2D5V/1D2V/1D8V




5V_AUX_S5




1D25V_S3




FAN5234 VGA Core
1D15V or 1D20V




Adapter



Max1999
5V/3D3V



Charger_Max1909



Vcore_CPU=1.500V
Iomax=52.9A
Vcore_CPU=1.400V
Iomax=42.7A






TABLE 1. VOLTAGE IDENTIFICATION CODES


VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	1.550
0	0	0	0	1	1.525
0	0	0	0	1	1.500
0	0	0	1	0	1.475
0	0	1	0	0	1.450
0	0	1	0	1	1.425
0	0	1	1	0	1.400
0	0	1	1	1	1.375
0	1	0	0	0	1.350
0	1	0	0	1	1.325
0	1	0	1	0	1.300
0	1	0	1	1	1.275
0	1	1	0	0	1.250
0	1	1	0	1	1.225
0	1	1	1	0	1.200
0	1	1	1	1	1.175
1	0	0	0	0	1.150
1	0	0	0	1	1.125
1	0	0	1	0	1.100
1	0	0	1	1	1.075
1	0	1	0	0	1.050
1	0	1	0	1	1.025
1	0	1	1	0	1.000
1	0	1	1	1	0.975
1	1	0	0	0	0.950
1	1	0	0	1	0.925
1	1	0	1	0	0.900
1	1	0	1	1	0.875
1	1	1	0	0	0.850
1	1	1	0	1	0.825
1	1	1	1	0	0.800
1	1	1	1	1	Shutdown



hexainf@hotmail.com
GRATIS - FOR FREE



SYSTEM DC/DC
3D3V_S5/5V_S5







TI TPS5130 for 2.5V, 1.2V, 1.8V

$$V_o = (R1 \cdot 0.85) / R2 + 0.85$$

(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)

For 1.2V
SETTING=1.2172V



TPS5130

LDO SETTING

	Condition	Voltage
PWM_SEL	H : Auto PWM/SKIP	2.2V (Min) ~
	L : PWM fixed (300KHz)	~0.3V (Max)

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

TI TPS5130 2D5V/1D2V/1D8V (1/2)

Size A3





Document Number

Rev SA

Date: Thursday, November 18, 2004



Sheet 44 of 56

TI TPS5130 for 2D5V, 1D2V, 1D8V
(2D5V=>CH1 , 1D2V=>CH2 , 1D8V =>CH3)




5V AUX S5

5/17 power team change




Trace Length=1cm (500mils)
Trace Width=8mils
Trace Resistance>25mohm

Adaptor in to generate DCBATOUT





BATTERY CONNECTOR




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		DC/DC (1/2) -- 5V / 3.3V / 2.5V	
Size	Document Number	Rev	SA
A3	SNIFE		
Date:	Thursday, November 18, 2004	Sheet	48 of 56








All dampings in this page must near the VRAM.



All dampings in this page must near the VRAM.



FAN5234 FOR VGA_Core

