


AG1(Alviso) Block Diagram 2005/11/01

Project Code:91.4G301.001
PCB:05223-01



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLOCK DIAGRAM			
Size	Document Number		Rev
Custom			01
AG1(Alviso)			
Date: Tuesday, November 01, 2005	Sheet 1	of	40

Alviso Strapping Signals and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 010 = FSB800 011-111 = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	DDR I / DDR II	0 = DDR II 1 = DDR I
CFG7	CPU Strap	0 = Prescott 1 = Dothan (Default)
CFG[8:11]	Reversed	
CFG[12:13]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[14:15]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	CPU core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDV0 Present	0 = No SDV0 device present (Default) 1= SDV0 device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

PCI Routing

	IDSEL	IRQ	REQ/GNT
1410	25	B.F.G	0
MiniPCI	21	F	1
LAN	23	E	2

ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]/GPO[17], GNT[6]/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Memo

SizeA3


Document Number

Rev01


Date: Tuesday, November 01, 2005

Sheet 2 of 40





AG1(Alviso)





IN (3D3V_S0)	EN (6218_PG00D)	OUT (VTT_PWRGD#)
H	L	H
X	H	H1 - Z




FS_C	FS_B	FS_A	CPU
0	0	0	265M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved










Place them near to the chip

4 H_D#[63..0]

<<>>



U38A


HOST

71.0GMCH.08U

<<>> H_A#[31..3] 4

<Core Design>

Sheet 7 of 4



71.0GMCH.08U

71.0GMCH.08U

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GMCH (3 of 5)

Size
A3

Document Number

AG1(Alviso)

Rev

01

Date: Monday, October 17, 2005

Sheet 8 of 40


Route ASSATVB6 gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane



VCC 1D05_S0 for low speed graphic clock.1D5V_S0 for high speed clock.default use 1D05V_S0

POWER

Layout Notes: VSSA_CRTDAC
Route caps within 250m11 of Alviso. Route FB within 3" of Alviso.

Route VSSA_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.







<Core Design>

Title		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Date: Tuesday, October 25, 2005		Rev 01	
Sheet 11 of 40			


PARALLEL TERMINATION Put decap near power(0.9V) and pull-up resistor





Decoupling Capacitor



LED



LCD/INVERTER/CCD CONN




LED BD CONN

CCD Pin	
Pin	Symbol
1	5V
2	USB-
3	USB+
4	GND
5	GND



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	PWM
4	BLON
5	GND
6	GND

Launch BD	
Pin	Symbol
1	5V_S0
2	PWRBTN#
3	PROGRAM#
4	EBUTTON#
5	INTERNET#
6	MAIL#
7	KCOL19
8	MAIL_LED#
9	STDBY_LED#
10	PWRLED#
11	GND
12	GND




TOP VIEW


LCD






CRT CONNECTOR




Hsync & Vsync level shift





DDC_CLK & DATA level shift





ESD Protection Diode




<Core Design>	
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRT Connector	
Size Custom	Document Number AG1(Alviso)
Date: Friday, October 28, 2005	Sheet 14 of 40 01










HDD Connector




CD-ROM Connector





USB PORT




BLUETOOTH MODULE



MDC 1.5 CONNECTOR




<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB / MDC / BLUETOOTH			
Size A3	Document Number	Rev	
	AG1(Alviso)	01	
Date: Friday, October 28, 2005	Sheet	21	of 40




16,24,28 PCI_C/BE#[3..0] <<<




16,24,28 PCI_AD[31..0] <<<



**EEPROM LED OPTION USE '01'
(DEFINED IN SPEC)
=> LED0 : ACT
=> LED1 : LINK
(BOTH 10/100 AND GIGA CHIP)**




**GIGALAN: RTL8110SBL
10/100 LAN:RTL8100C**



<Core Design>


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RTL8100CL		
Size A3	Document Number AG1(Alviso)	Rev 01
Date: Tuesday, October 25, 2005	Sheet 22	of 40

10/100M Lan Transformer




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector




2nd source: 20.D0196.102



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipex Hsien 221, Taiwan, R.O.C.	
Title			
LAN CONN			
Size A3	Document Number AG1(Alviso)		Rev 01
Date: Saturday, October 29, 2005		Sheet 23 of 40	



Core Design


偉創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CardBus_ENE CB1410**



Size: A3 Document Number: **AG1(Alviso)** Rev: **01**

Date: Tuesday, November 01, 2005 Sheet: 24 of 40


PCMCIA Socket




Cardbus I/F



Power switch





ALC655 AC97 AUDIO CODEC




EPSON
FA-365 20PF
50PPM

POWER GENERATE


Layout
20 mil




AUDIO OP AMPLIFIER




EXT\Internal MIC IN




LINE OUT



Internal Speaker



LINE IN




























<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Audio AMP and Jack	
Size	Document Number	AG1(Alviso)	
Date	Monday, October 31, 2005	Sheet	27 of 40
		Rev	01







A1 for the internal pull-up resistors on XIOCS[F:0] pins==>High=enable, Low=Disable
 A4 for DMRP==>High=Disable, Low=Enable
 A5 for EMWB==>High=Enable, Low=Disable
 GPI005 for Clock test mode==>High=Test Mode Low=32KHz clock in normal running(Recommended)
 GPI006 for DPLL test mode==>High=Test Mode Low=Normal operation(Recommended)


Place near K/B Connector (TOP side)

CHANGE TO 71.03910.B0G


LAUNCH BD CONN




Cover Up Switch





TOUCH PAD



Internal KeyBoard CONN



EMI Bypass cap.




<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BUTTONS / KB / TOUCHPAD			
Size A3	Document Number AG1-910		Rev 01
Date: Wednesday, November 02, 2005		Sheet 30 of 40	


Run Power



PWRGD for NB and SB



PWRGD to Turn on CPU_Core_Power



Aux Power

3D3V_AUX_S5

CPU_CORE ISL6218CV

H_VID0	VID0(I / 1.05V)	Output Signal	6218_PG00D
H_VID1	VID1(I / 1.05V)		
H_VID2	VID2(I / 1.05V)	Output Power	VCC_CORE (27A)
H_VID3	VID3(I / 1.05V)		
H_VID4	VID4(I / 1.05V)		
H_VID5	VID5(I / 1.05V)		
CPUCORE_ON	EN(I / 3.3V)	VCC_CORE(0)	
PM DPRSLPVR	DRSEN(I / 3.3V)		
PM_STPCPU#	DSEN# (I / 3.3V)		
VCC_CORE_S0	VSEN(I / 1.55V / 1.35V)		
DCBATOUT	VCC(I)	Input Power	
5V_S0	VCC(I)		

Charger_ISL6255

CHG_ON#/OFF	Input Signal EN (I / 3.3V)	Output Signal ACPRN (0 / 3.3V)	AC_IN	
BAT_IN#	THM (I / 3.3V)	XTAL2/PB4 (0/5V)	CHARGE_LED#	
KBC_SCL0	SCL (IO / 5V)		Output Power VCC (0)	DCBATOUT
KBC_SDA0	SDA (IO / 5V)			
CHG_I_PRE_SEL	CHLIM (IO / 5V)	VCC (0)		
	PB0/MOSI/AIN0			
	Input Power DCIN (I)			

TPS5130
3D3V/5V/1D05V/2D5V

	Input Signal	Output Signal		
SHUTDOWN_S5	SS_STBY1(I / 5V) FOR 5V	PGOUT(0D / 5V)	TPS5130_PWRGD	
SHUTDOWN_S5	SS_STBY2(I / 5V) FOR 3.3V			
PM_SLP_S3#	SS_STBY3(I / 5V) FOR 1.05V			
PM_SLP_S3#	STBY_LD0(I / 5V) FOR 1.8V	Output Power		
DCBATOUT_5130	STBY_VREF5(I / 28V)		3D3(0)	3D3V (6A)
DCBATOUT_5130	STBY_VREF3.3(I / 28V)		5V(0)	5V (6A)
	Input Power	1D05V(0)	1D05V (5.2A)	
DCBATOUT	VIN (I / 28V)	2D5V (0)	2D5V (3.5A)	
5V_S5	REG5V_IN(I / 5V)			
5V_AUX_S5	5V_AUX_S5			
5V_S0	For PGOUT			

ISL6227
1D8V/1D5V

Input Signal		Output Signal	
PM_SLP_S4#	EN1 (I) EN2 (I)	PG1	CPUCORE_ON
PM_SLP_S3#_ICH		PG2/REF	CPUCORE_ON
Input Power		Output Power	
5V_S5	VCC (I)	1D8V (0)	1D8V_S3 (6A)
		1D5V (0)	1D5V_S0 (6A)

Adapter

AD_OFF	Input Signal (I)	Output Signal (O)	DC_IN+
AD_JK	Input Power VCC(I)	Output Power VCC(O)	AD+
5V_AUX_S5	VCC(I)		

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

Document Number

Power Diagram

AG1(Alviso)

Rev
01

Date: Monday, October 17, 2005

Sheet 33

33 of 40

37 CPU CORE_ON
16 PM DPRSLPVR
3.16 PM_STPCPU#
5 H_VID0
5 H_VID1
5 H_VID2
5 H_VID3
5 H_VID4
5 H_VIDS

IMVP IV
Load Line Slope :3mR
25A*3mV/A=>75mV
Idroop = 75mV / 6.04K = 12.4uA



1. U12,U14:A04422 84.04422.037
U13,U15:A04430 84.04430.B37
R100:3K83R2F
2. U12,U14:IRF7413 84.07413.037
U13,U15:IRF7832-U 84.07832.037
R100:2K43R2F

$$12.4\mu A / 0.87 / 0.5 = 28.54\mu A$$

$$R_{ds(on)} * I_o = I_{sen} * R_{sen}$$

$$(5m/2) * 25A = 28.54\mu A * R_{sen}$$

$$R33 = 2.18K \sim 2.15K$$




	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

For TPS51120,
Vout=5V



1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V


1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.




$$V_{out} = 1V * (R1 + R2) / R2$$



<Core Design>





CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

[illegible]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AD/BATT CONN			
Size A3	Document Number		Rev
	AG1(Alviso)		01
Date:	Tuesday, November 01, 2005	Sheet 39 of 40	

