


Project code: 91.4BT01.001
PCB P/N : 48.4BT01.001
Revision : 08239-SA



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.


PCIE Routing

LANE1	LAN BCM5764
LANE2	MiniCard WLAN
LANE3	MiniCard(Robson26/36)

USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	NC
3	MINIC2(WLAN)
4	CAMERA
5	NC
6	FingerPrint
7	BLUETOOTH
8	NC
9	USB1(IO board)
10	MINIC1(IO BOARD)
11	CARD READER

SMBus



ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN controller
GNT[3:0]#/GPIO[55, 53, 51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218


Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital Display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:

1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

UMA 2nd

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reference			
Size A3	Document Number	Rev SA	
SM30			
Date: Saturday, October 18, 2008	Sheet 2	of	45



6 H_A#(35..3) <<>> H_A#(35..3)

CPU1A 1 OF 4

H_A#3 J4C
H_A#4 L5C
H_A#5 L4C
H_A#6 K5C
H_A#7 M3C
H_A#8 N2C
H_A#9 J1C
H_A#10 N3C
H_A#11 P5C
H_A#12 L2C
H_A#13 L2C
H_A#14 P4C
H_A#15 P1C
H_A#16 R1C
M1C

ADDR GROUP 0

CONTROL

H_REQ#0 K3C
H_REQ#1 H2C
H_REQ#2 K2C
H_REQ#3 J3C
H_REQ#4 L1C

H_A#17 Y2C
H_A#18 U5C
H_A#19 R3C
H_A#20 W6C
H_A#21 U4C
H_A#22 Y5C
H_A#23 U1C
H_A#24 R4C
H_A#25 T5C
H_A#26 T3C
H_A#27 W2C
H_A#28 W5C
H_A#29 Y4C
H_A#30 U2C
H_A#31 V4C
H_A#32 W3C
H_A#33 A4C
H_A#34 A2C
H_A#35 A3C
V1C

ADDR GROUP 1


SVNLS P/T/IT

H_A#20# A6C
H_FERR# C4C
H_IGNNE#

H_STPCLK# >>> 1 R45 2H STPCLK# R5C
H_INTR# Do Not Stuff C6C
H_NMI# B4C
H_SMI# A3C


RESERVED

KEY_NC
BGA479-SKT-8-GP-U3
62.10053.401
2nd: 62.10053.401






All place within 2" to CPU


VCC_CORE



BGA479-SKT-8-GP-U3
62.10053.401




layout note: "1D5V_VCCA_S0" as short as possible



Layout Note:


VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.



Do Not Stuff TP149

CPU1D 4 OF 4



BGA479-SKT-8-GP-U3
62.10053.401

TP150 Do Not Stuff

TP137 Do Not Stuff

TP82 Do Not Stuff


TP136 Do Not Stuff

TP140 Do Not Stuff

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (2 of 2)			
Size	Document Number		Rev
	SM30		SA
Date:	Monday, October 27, 2008		Sheet 5 of 45

H_SWING Resistors and
Capacitors close MCH
500 mil (MAX)



100V_S0

R344
1KR2F-3-GP


R343
2KR2F-3-GP

H_AVREF

C439
SCD1U16V2ZY-2GF


H_CPUREST#


H_CPURESL#




3D3V_S0

Protein	Start	End	Length	Score	Model
R48	1	1	1	0.00	Do Not Stuff CFG18
R59	1	1	1	0.00	Do Not Stuff CFG19
R52	1	1	1	0.00	Do Not Stuff CFG20
R54	1	1	1	0.00	Do Not Stuff CFG3
R51	1	1	1	0.00	Do Not Stuff CFG4
R77	1	1	1	0.00	Do Not Stuff CFG5
R56	1	1	1	0.00	Do Not Stuff CFG6
R63	1	1	1	0.00	Do Not Stuff CFG7
R70	1	1	1	0.00	Do Not Stuff CFG8
R78	1	1	1	0.00	Do Not Stuff CFG9
R79	1	1	1	0.00	Do Not Stuff CFG10
R58	1	1	1	0.00	Do Not Stuff CFG11
R49	1	1	1	0.00	Do Not Stuff CFG12
R41	1	1	1	0.00	Do Not Stuff CFG13
R44	1	1	1	0.00	Do Not Stuff CFG14
R57	1	1	1	0.00	Do Not Stuff CFG15
R60	1	1	1	0.00	Do Not Stuff CFG16
R67	1	1	1	0.00	Do Not Stuff CFG17


[illegible]






CANTIGA-GM-GP-U-NF
71.CNTIG.00U




CANTIGA-GM-GP-U-NF
71.CNTIG.00U








Layout Note : Near Pin 126



DDR3 SOCKET_2



hexainf@hotmail.com
GRATIS - FOR FREE

緯創資通




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		
DDR3 Termination Resistor		
Size	Document Number	Rev
	SM30	SA
Date:	Monday, October 27, 2008	Sheet 13 of 45

[illegible]

74.00268.C7B





緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SWITCH / Button



SM30

Sheet 14 of 45

LCD/INVERTER/CCD CONN



CCD1 Conn. Test Point





UMA 2nd

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD CONN			
Size	Document Number		Rev
	SM30		SA
Date:	Monday, October 27, 2008		Sheet 15 of 45

LED




UMA 2nd

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		LED	
Size	Document Number	SM30	
Date:	Saturday, October 18, 2008	Sheet	16 of 45
		Rev	SA

Layout Note:
Place these resistors
close to the CRT-out
connector

Ferrite bead impedance: 10 ohm@100MHz




Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift



CRT I/F & CONNECTOR



DDC_CLK & DATA level shift




























UMA 2nd

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT CONN	
Size	Document Number	Rev	SA
Date: Monday, October 27, 2008		Sheet 17	of 45

RTC1 CN Test Point

RTC BAT TP134 Do Not Stuff



Integrated VccSus1_05, VccSus1_5, VccCL1_5			
INTVRMEN	High=Enable	Low=Disable	
Integrated VccLan1_05VccCL1_05			
LAN100_SLP	High=Enable	Low=Disable	


UMA 2nd


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	ICH9-M (1 of 4)
Size	Document Number
Date	Saturday, October 18, 2008
Sheet	18 of 45
Rev	SA

NCTF_TEST_PIN:
A1, A2, B1, A28, A29, B29
AH1, AJ1, AJ2, AH29, AJ28, AJ29


NCTF_VSS#A1
NCTF_VSS#A2
NCTF_VSS#B1
NCTF_VSS#A29
NCTF_VSS#A28
NCTF_VSS#B29
NCTF_VSS#AJ1
NCTF_VSS#AJ2
NCTF_VSS#AH1
NCTF_VSS#AJ28
NCTF_VSS#AJ29
NCTF_VSS#AH29

A1 TP172 Do Not Stuff
A2 TP169 Do Not Stuff
B1 TP174 Do Not Stuff
A29 TP162 Do Not Stuff
A28 TP163 Do Not Stuff
B29 TP161 Do Not Stuff
AJ1 TP171 Do Not Stuff
AJ2 TP168 Do Not Stuff
AH1 TP173 Do Not Stuff
AJ28 TP164 Do Not Stuff
AJ29 TP159 Do Not Stuff
AH29 TP160 Do Not Stuff






ODD Connector



18 SATA_TXP1
18 SATA_TXN1
18 SATA_RXN1
18 SATA_RXP1



If Low is ODD
else is 2nd HDD

UMA 2nd

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size

Document Number

SM30



Rev

SA

Date: Saturday, October 18, 2008



Sheet 22 of 45

SATA Connector





BLUETOOTH MODULE

BT Conn. Test Point





Need check conn.



Finger printer

FP Conn. Test Point



UMA 2nd

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer

Size

Document Number

SM30

Rev

SA

Date: Saturday, October 18, 2008



Sheet



26

of




45

Mini Card Connector(WLAN)





for CPU thermal diode




ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL

SHDN SEL


PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED

TRIP SET



Ttrip(degree)	RSET(1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100




UMA 2nd




AUDIO OP AMPLIFIER




LINE OUT




MIC IN



Internal Speaker








SPKR1 Conn. Test Point



UMA 2nd





緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO JACK			
Size	Document Number	Rev	
	SM30	SA	
Date: Monday, October 27, 2008	Sheet 32	of	45



MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24






24 K/B 1

hexainf@hotmail.com
GRATIS - FOR FREE







MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

24 K/B 1







MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

24 K/B 1



MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

24 K/B 1




MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

24 K/B 1


PlanarID (1,0)
SA: 0,0
SB: 0,1
SC: 1,0
-1: 1,1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


File: KBC WPC773
Size: A2
Document Number: SM30
Date: Saturday, October 18, 2008
Sheet: 33 of 45





GOLDEN FINGER FOR DEBUG BOARD





TOP VIEW



(BOTTOM VIEW)



LAUNCH Test Point



UMA 2nd


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LAUNCH			
Size	Document Number	Rev	SA
Date: Saturday, October 18, 2008	Sheet 35 of 45		

Aux Power






3D3V_AUX_S5

I min = 300 mA


U47
RT9198-33PBR-GP
74.09198.G7F
2nd = 74.09198.G7F







Run Power



UMA 2nd












UMA 2nd

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title			0D75V & 1D8V	
Size	Document Number	Rev		
A3		SM30		SA
Date:	Saturday, October 18, 2008	Sheet	41 of 45	







Stand off Location



UMA 2nd

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number: **SM30** Rev: SA

Date: Monday, October 20, 2008 Sheet 45 of 45