


HM42-CP Block Diagram

PCB P/N : 48.4GW01.011
REVISION : -1 09920

Project code: 91.4GW01.001 (HM42-CP)
91.4GY01.001 (JE40-CP)
91.4GZ01.001 (SJV41-CP)
91.4JD01.001 (BA40-CP)



SYSTEM DC/DC RT8223	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 49
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 50
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 1D05V_S0 51
SYSTEM DC/DC RT9025	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S0 52
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 55
SYSTEM DC/DC TPS5161	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 47, 48
CPU DC/DC ISL62882C	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 47, 48
CHARGER ISL88731C	
INPUTS	OUTPUTS
DCBATOUT	BT+ 53

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

USB Table



PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2



Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1 (HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

<Variant Name>




緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number HM42-CP	Rev SC	
Date: Friday, January 22, 2010	Sheet 2	of	72



SA 0622 EMI




SA 0629 RF



SB 0813 $C_L = 10pF$
Freq tolerance : +/- 30 ppm

FSC	0	1
SPEED	133MHz (Default)	100MHz



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock Generator

Size A3

Document Number


HM42-CP

Date: Friday, January 22, 2010

Sheet 3 of 72

Rev


SC



del 3rd 62.10055.341 and 4th 62.10055.321
 3rd and 4th have been purged
 CE will confirm SQM if it can add BOM
 CE will release EC to add to BOM

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (1/7)		
Size A3	Document Number HM42-CP	Rev SC
Date: Friday, January 22, 2010 Sheet 4 of 72		



20 M_A_DQ[63..0] <<>>

- M A DQ0 A10
- M A DQ1 C10
- M A DQ2 C7
- M A DQ3 A7
- M A DQ4 B10
- M A DQ5 D10
- M A DQ6 E10
- M A DQ7 A8
- M A DQ8 D8
- M A DQ9 F10
- M A DQ10 E8
- M A DQ11 F7
- M A DQ12 E9
- M A DQ13 B7
- M A DQ14 E7
- M A DQ15 C8
- M A DQ16 H10
- M A DQ17 G8
- M A DQ18 K7
- M A DQ19 J8
- M A DQ20 G7
- M A DQ21 G10
- M A DQ22 I7
- M A DQ23 J10
- M A DQ24 L7
- M A DQ25 M6
- M A DQ26 M8
- M A DQ27 L9
- M A DQ28 L8
- M A DQ29 K8
- M A DQ30 N8
- M A DQ31 P9
- M A DQ32 AH5
- M A DQ33 AF5
- M A DQ34 AK6
- M A DQ35 AK7
- M A DQ36 AF6
- M A DQ37 AG5
- M A DQ38 AJ7
- M A DQ39 AJ6
- M A DQ40 AJ10
- M A DQ41 AJ9
- M A DQ42 AL10
- M A DQ43 AK12
- M A DQ44 AK8
- M A DQ45 AL7
- M A DQ46 AK11
- M A DQ47 AL8
- M A DQ48 AN8
- M A DQ49 AM10
- M A DQ50 AR11
- M A DQ51 AL11
- M A DQ52 AM9
- M A DQ53 AN9
- M A DQ54 AT11
- M A DQ55 AP12
- M A DQ56 AM12
- M A DQ57 AN12
- M A DQ58 AM13
- M A DQ59 AT14
- M A DQ60 AL12
- M A DQ61 AL13
- M A DQ62 AR14
- M A DQ63 AP14

- SA_DQ0
- SA_DQ1
- SA_DQ2
- SA_DQ3
- SA_DQ4
- SA_DQ5
- SA_DQ6
- SA_DQ7
- SA_DQ8
- SA_DQ9
- SA_DQ10
- SA_DQ11
- SA_DQ12
- SA_DQ13
- SA_DQ14
- SA_DQ15
- SA_DQ16
- SA_DQ17
- SA_DQ18
- SA_DQ19
- SA_DQ20
- SA_DQ21
- SA_DQ22
- SA_DQ23
- SA_DQ24
- SA_DQ25
- SA_DQ26
- SA_DQ27
- SA_DQ28
- SA_DQ29
- SA_DQ30
- SA_DQ31
- SA_DQ32
- SA_DQ33
- SA_DQ34
- SA_DQ35
- SA_DQ36
- SA_DQ37
- SA_DQ38
- SA_DQ39
- SA_DQ40
- SA_DQ41
- SA_DQ42
- SA_DQ43
- SA_DQ44
- SA_DQ45
- SA_DQ46
- SA_DQ47
- SA_DQ48
- SA_DQ49
- SA_DQ50
- SA_DQ51
- SA_DQ52
- SA_DQ53
- SA_DQ54
- SA_DQ55
- SA_DQ56
- SA_DQ57
- SA_DQ58
- SA_DQ59
- SA_DQ60
- SA_DQ61
- SA_DQ62
- SA_DQ63

AUBURNDALE

DDR SYSTEM MEMORY A

- SA_CK0
- SA_CK0#
- SA_CKE0

- SA_CK1
- SA_CK1#
- SA_CKE1

- SA_CS0#
- SA_CS1#

- SA_ODT0
- SA_ODT1

- SA_DM0
- SA_DM1
- SA_DM2
- SA_DM3
- SA_DM4
- SA_DM5
- SA_DM6
- SA_DM7

- SA_DQS0#
- SA_DQS1#
- SA_DQS2#
- SA_DQS3#
- SA_DQS4#
- SA_DQS5#
- SA_DQS6#
- SA_DQS7#

- SA_DQS0
- SA_DQS1
- SA_DQS2
- SA_DQS3
- SA_DQS4
- SA_DQS5
- SA_DQS6
- SA_DQS7

- SA_MA0
- SA_MA1
- SA_MA2
- SA_MA3
- SA_MA4
- SA_MA5
- SA_MA6
- SA_MA7
- SA_MA8
- SA_MA9
- SA_MA10
- SA_MA11
- SA_MA12
- SA_MA13
- SA_MA14
- SA_MA15

AA6 M_CLK_DDR0 20
AA7 M_CLK_DDR#0 20
P7 M_CKE0 20

Y6 M_CLK_DDR1 20
Y5 M_CLK_DDR#1 20
P6 M_CKE1 20

AE2 M_CS#0 20
AE8 M_CS#1 20

AD8 M_ODT0 20
AF9 M_ODT1 20

B9 M_A_DM0 <<>> M_A_DM[7..0] 20
D7 M_A_DM1
H7 M_A_DM2
M7 M_A_DM3
AG6 M_A_DM4
AM7 M_A_DM5
AN10 M_A_DM6
AN13 M_A_DM7

C9 M_A_DQS#0 <<>> M_A_DQS#[7..0] 20
F8 M_A_DQS#1
J9 M_A_DQS#2
N9 M_A_DQS#3
AH7 M_A_DQS#4
AK9 M_A_DQS#5
AP11 M_A_DQS#6
AT13 M_A_DQS#7

C8 M_A_DQS0 <<>> M_A_DQS[7..0] 20
F9 M_A_DQS1
H9 M_A_DQS2
M9 M_A_DQS3
AH8 M_A_DQS4
AK10 M_A_DQS5
AN11 M_A_DQS6
AR13 M_A_DQS7

Y3 M_A_A0 <<>> M_A_A[15..0] 20
W1 M_A_A1
AA8 M_A_A2
AA3 M_A_A3
V1 M_A_A4
AA9 M_A_A5
V8 M_A_A6
T1 M_A_A7
Y9 M_A_A8
UB M_A_A9
AD4 M_A_A10
T2 M_A_A11
U3 M_A_A12
AG8 M_A_A13
T3 M_A_A14
V9 M_A_A15

AC3 SA_BS0
AB2 SA_BS1
U7 SA_BS2

AE1 SA_CAS#
AB3 SA_RAS#
AE9 SA_WE#

21 M_B_BS0 <<>> AB1
21 M_B_BS1 <<>> W5
21 M_B_BS2 <<>> R7

21 M_B_CAS# <<>> AC5
21 M_B_RAS# <<>> Y7
21 M_B_WE# <<>> AC6

21 M_B_DQ[63..0] <<>>

- M_B_DQ0 B5
- M_B_DQ1 A5
- M_B_DQ2 C3
- M_B_DQ3 B3
- M_B_DQ4 E4
- M_B_DQ5 A6
- M_B_DQ6 A4
- M_B_DQ7 C4
- M_B_DQ8 D1
- M_B_DQ9 D2
- M_B_DQ10 F2
- M_B_DQ11 F1
- M_B_DQ12 C2
- M_B_DQ13 F2
- M_B_DQ14 F3
- M_B_DQ15 G4
- M_B_DQ16 H6
- M_B_DQ17 G2
- M_B_DQ18 J6
- M_B_DQ19 J3
- M_B_DQ20 G1
- M_B_DQ21 G5
- M_B_DQ22 J2
- M_B_DQ23 J1
- M_B_DQ24 J5
- M_B_DQ25 L3
- M_B_DQ26 M1
- M_B_DQ27 K2
- M_B_DQ28 K5
- M_B_DQ29 K4
- M_B_DQ30 M4
- M_B_DQ31 N5
- M_B_DQ32 AF3
- M_B_DQ33 AG1
- M_B_DQ34 AJ3
- M_B_DQ35 AK1
- M_B_DQ36 AG4
- M_B_DQ37 AG3
- M_B_DQ38 AJ4
- M_B_DQ39 AH4
- M_B_DQ40 AK3
- M_B_DQ41 AK4
- M_B_DQ42 AM6
- M_B_DQ43 AN2
- M_B_DQ44 AK5
- M_B_DQ45 AK2
- M_B_DQ46 AM4
- M_B_DQ47 AM3
- M_B_DQ48 AP3
- M_B_DQ49 AN5
- M_B_DQ50 AT4
- M_B_DQ51 AN6
- M_B_DQ52 AN6
- M_B_DQ53 AN3
- M_B_DQ54 AT5
- M_B_DQ55 AT6
- M_B_DQ56 AN7
- M_B_DQ57 AP6
- M_B_DQ58 AP8
- M_B_DQ59 AT9
- M_B_DQ60 AT7
- M_B_DQ61 AP9
- M_B_DQ62 AR10
- M_B_DQ63 AT10

- SB_DQ0
- SB_DQ1
- SB_DQ2
- SB_DQ3
- SB_DQ4
- SB_DQ5
- SB_DQ6
- SB_DQ7
- SB_DQ8
- SB_DQ9
- SB_DQ10
- SB_DQ11
- SB_DQ12
- SB_DQ13
- SB_DQ14
- SB_DQ15
- SB_DQ16
- SB_DQ17
- SB_DQ18
- SB_DQ19
- SB_DQ20
- SB_DQ21
- SB_DQ22
- SB_DQ23
- SB_DQ24
- SB_DQ25
- SB_DQ26
- SB_DQ27
- SB_DQ28
- SB_DQ29
- SB_DQ30
- SB_DQ31
- SB_DQ32
- SB_DQ33
- SB_DQ34
- SB_DQ35
- SB_DQ36
- SB_DQ37
- SB_DQ38
- SB_DQ39
- SB_DQ40
- SB_DQ41
- SB_DQ42
- SB_DQ43
- SB_DQ44
- SB_DQ45
- SB_DQ46
- SB_DQ47
- SB_DQ48
- SB_DQ49
- SB_DQ50
- SB_DQ51
- SB_DQ52
- SB_DQ53
- SB_DQ54
- SB_DQ55
- SB_DQ56
- SB_DQ57
- SB_DQ58
- SB_DQ59
- SB_DQ60
- SB_DQ61
- SB_DQ62
- SB_DQ63

AUBURNDALE

DDR SYSTEM MEMORY - B

- SB_CK0
- SB_CK0#
- SB_CKE0

- SB_CK1
- SB_CK1#
- SB_CKE1

- SB_CS0#
- SB_CS1#

- SB_ODT0
- SB_ODT1

- SB_DM0
- SB_DM1
- SB_DM2
- SB_DM3
- SB_DM4
- SB_DM5
- SB_DM6
- SB_DM7

- SB_DQS0#
- SB_DQS1#
- SB_DQS2#
- SB_DQS3#
- SB_DQS4#
- SB_DQS5#
- SB_DQS6#
- SB_DQS7#

- SB_DQS0
- SB_DQS1
- SB_DQS2
- SB_DQS3
- SB_DQS4
- SB_DQS5
- SB_DQS6
- SB_DQS7

- SB_MA0
- SB_MA1
- SB_MA2
- SB_MA3
- SB_MA4
- SB_MA5
- SB_MA6
- SB_MA7
- SB_MA8
- SB_MA9
- SB_MA10
- SB_MA11
- SB_MA12
- SB_MA13
- SB_MA14
- SB_MA15

W8 M_CLK_DDR2 21
W9 M_CLK_DDR#2 21
M3 M_CKE2 21

V7 M_CLK_DDR3 21
V6 M_CLK_DDR#3 21
M2 M_CKE3 21

AB8 M_CS#2 21
AD6 M_CS#3 21

AC7 M_ODT2 21
AD1 M_ODT3 21

D4 M_B_DM0 <<>> M_B_DM[7..0] 21
E1 M_B_DM1
H3 M_B_DM2
AH1 M_B_DM3
AL2 M_B_DM4
M5 M_B_DM5
AR4 M_B_DM6
AT8 M_B_DM7

D5 M_B_DQS#0 <<>> M_B_DQS#[7..0] 21
F4 M_B_DQS#1
J4 M_B_DQS#2
L4 M_B_DQS#3
AH2 M_B_DQS#4
AL4 M_B_DQS#5
AR5 M_B_DQS#6
AR8 M_B_DQS#7

C5 M_B_DQS0 <<>> M_B_DQS[7..0] 21
E3 M_B_DQS1
H4 M_B_DQS2
M5 M_B_DQS3
AG2 M_B_DQS4
AL5 M_B_DQS5
AP5 M_B_DQS6
AR7 M_B_DQS7

U5 M_B_A0 <<>> M_B_A[15..0] 21
V2 M_B_A1
T5 M_B_A2
V3 M_B_A3
R1 M_B_A4
T8 M_B_A5
R2 M_B_A6
R6 M_B_A7
R4 M_B_A8
R5 M_B_A9
AB5 M_B_A10
P3 M_B_A11
R3 M_B_A12
AF7 M_B_A13
P5 M_B_A14
N1 M_B_A15

AUBURN CLARKUNF
62.10040.611
2ND = 62.10053.561
3rd = 62.10055.341
4th = 62.10055.321


AUBURN CLARKUNF
62.10040.611
2ND = 62.10053.561
3rd = 62.10055.341
4th = 62.10055.321

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
CPU (3/7)				
Size A3	Document Number HM42-CP			Rev SC
Date: Friday, January 22, 2010		Sheet 6 of 72		

PROCESSOR CORE POWER



VCC_CORE
48A

AG35
AG34
AG33
AG32
AG31
AG30
AG29
AG28
AG27
AG26
AF55
AF34
AF33
AF32
AF31
AF30
AF29
AF28
AF27
AD35
AD34
AD33
AD32
AD31
AD30
AD29
AD28
AD27
AD26
AC35
AC34
AC33
AC32
AC31
AC30
AC29
AC28
AC27
AC26
AA35
AA34
AA33
AA32
AA31
AA30
AA29
AA28
AA27
AA26
Y35
Y34
Y33
Y32
Y31
Y30
Y29
Y28
Y27
Y26
Y25
Y24
Y23
Y22
Y21
Y20
Y19
Y18
Y17
Y16
Y15
Y14
Y13
Y12
Y11
Y10
Y9
Y8
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
V35
V34
V33
V32
V31
V30
V29
V28
V27
V26
V25
V24
V23
V22
V21
V20
V19
V18
V17
V16
V15
V14
V13
V12
V11
V10
V9
V8
V7
V6
V5
V4
V3
V2
V1
V0
U35
U34
U33
U32
U31
U30
U29
U28
U27
U26
U25
U24
U23
U22
U21
U20
U19
U18
U17
U16
U15
U14
U13
U12
U11
U10
U9
U8
U7
U6
U5
U4
U3
U2
U1
U0
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
R25
R24
R23
R22
R21
R20
R19
R18
R17
R16
R15
R14
R13
R12
R11
R10
R9
R8
R7
R6
R5
R4
R3
R2
R1
R0

AUBURNDALE


1.1V RAIL POWER

CPU CORE SUPPLY


POWER

CPU VIDS


SENSE LINE



1130 -SC




1130 -SC



1130 -SC

The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.



Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.



Title		CPU (4/7)	
Size	Document Number	HM42-CP	
Custom		SC	
Date:	Friday, January 22, 2010	Sheet	7 of 72










Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

AUBURNDALE **GRAPHICS** **POWER** **PEG & DMI**





SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

1130 -SC

0113 -1





Processor Strapping

PCI-Express Configuration Select	
CFG0	1:Single PEG(Default) 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation(Default) 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port (Default) 0:Enabled; An external Display Port device is connected to the Embedded Display Port


CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.




<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (7/7)	
Size	Document Number	Rev
A3	HM42-CP	SC
Date:	Friday, January 22, 2010	Sheet 10 of 72





SB 0811



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (4/9)

Size

Document Number

Rev

A3

HM42-CP

SC

Date: Friday, January 22, 2010

Sheet 14 of 72

GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.

HM42-CP_NV_Muxless SA

62 DGPU_HOLD_RST# >>> DGPU_HOLD_RST#
55,61,62 DGPU_PWROK >>> DGPU_PWROK

TPAD14-GP TP36
TPAD14-GP TP46
TPAD14-GP TP45
TPAD14-GP TP56

12 PCH_GPIO11 <<< PCH_GPIO11
EC_SW# <<< EC_SW#
12 PCH_GPIO60 <<< PCH_GPIO60
PCH_GPIO28 <<< PCH_GPIO28

SRN10KJ-7GP
R30
3D3V_S5

PCH_GPIO45 <<< PCH_GPIO45
R508 8K2R2J-3-GP

SB 0819
PCH_GPIO15 <<< PCH_GPIO15
R266 1K2R2J-1-GP

PSW_CLR# <<< PSW_CLR#
GAP-OPEN
G111

11,44 SATA_LED# <<< SATA_LED#
PCH_GPIO39 <<< PCH_GPIO39
INT_SERIRQ <<< INT_SERIRQ
PSW_CLR# <<< PSW_CLR#

SRN10KJ-7GP
RN29
3D3V_S0

STP_PCI# <<< STP_PCI#
PCH_GPIO22 <<< PCH_GPIO22
PCH_GPIO0 <<< PCH_GPIO0
dGPU_EDID <<< dGPU_EDID

3D3V_S0 <<< 3D3V_S0
SRN10KJ-L3-GP

PCH_GPIO35 <<< PCH_GPIO35
10K2R2J-3-GP R265

SB 0722
AFTE14P-GP TP806
AFTE14P-GP TP88
AFTE14P-GP TP87
AFTE14P-GP TP82

1 PCH TP95
1 PCH TP96
1 PCH TP97
1 PCH TP98

SB 0812
3D3V_S5
UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#











UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#

UMA_Muxless
UMA_DISCRETE#
UMA_OPTIMUS#
UMA_HIGH#
UMA_LOW#



hexainf@hotmail.com
GRATIS - FOR FREE

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (6/9)

Size

A3

Document Number

HM42-CP

Date

Friday, January 22, 2010

Sheet



16

of

72

Rev

SC















<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title: **PCH (9/9)**

Size A3 Document Number **HM42-CP** Rev **SC**



Date: Friday, January 22, 2010 Sheet 19 of 72









1016 -SB





1016 -SB





DIS

LCD/INVERTER/CCD CONN

LCD/CCD CONN




1016 -SB




1005 -SA


define same as SJM50-PU, can use SJM50 Cable



1016 -SB



Internal Mic




Discrete N11M

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
LCD CONN		
Size	Document Number	Rev
	HM42-CP	SC
Date: Friday, January 22, 2010	Sheet 23 of 72	


Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


CRT I/F & CONNECTOR




HM42 CP NV Muxless



Hsync & Vsync level shift



DDC_CLK & DATA level shift




JV50

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT CONN	
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010		Sheet 24 of 72	

SATA Connector



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD CONN

Size

Document Number

HM42-CP

Rev

SC


Date: Friday, January 22, 2010

Sheet 26

of

72

ODD Connector



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size

Document Number

HM42-CP


Rev

SC

Date: Friday, January 22, 2010

Sheet 27 of 72

BLUETOOTH MODULE



JV50

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH


Size	Document Number
------	-----------------

HM42-CP

Rev
SC

Date: Friday, January 22, 2010



Sheet	28	of	72
-------	----	----	----



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector




2 LED LAYOUT

NODE	COLOR
12(+)	13(-)
YELLOW	YELLOW

3 LED LAYOUT

NODE	COLOR
9(-)	10(+)
GREEN	GREEN
11(-)	10(+)
ORANGE	ORANGE



UMA


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN

Size A3 **Document Number** **HM42-CP** **Rev** **SC**

Date: Friday, January 22, 2010 **Sheet** 31 **of** 72








3D3V_S0

AUD_3VD

1 2
R617 0R0603-PAD

1130-SC




C649 C650
SCH0010VZV-1GPF SCD1U102PKX-4GPF



```
previous 2.2uF 0603 10V Y5V
Current 2.2uF 0603 10V X5R

1211 -SC
```

Size A3	Document Number HM42-CP	Rev S
Date: Friday, January 22, 2010	Sheet 32 of 72	





Gain= $R_f/R_i=52K/20K=2.6V/V$
 $f(HP)=1/(2 \pi * 20K * 0.47\mu f)=16.9Hz$
 If $V_{IN}=1.54V$ Gain=2.6V/V $R_L=4\Omega$ $V_O(peak)=4V$ $V(rms)=2.828V$
 Power= $2.446^2/4=1.5W$

UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		AUDIO AMP	
Size	Document Number	HM42-CP	Rev SC
Date:	Friday, January 22, 2010	Sheet 33	of 72

Internal Speaker



JV50

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Resrve MDC	
Size	Document Number
	HM42-CP
Date: Friday, January 22, 2010	Rev SC
Sheet 35 of 72	




Pin	Name	SD Mode Description
1	CD/DAT3	Card detect/Data line[Bit 3]
2	CMD	Command/Response
3	VSS1	Supply voltage ground
4	VDD	Supply voltage
5	CLK	Clock
6	VSS2	Supply voltage ground
7	DAT0	Data line[Bit 0]
8	DAT1	Data line[Bit 1]
9	DAT2	Data line[Bit 2]

Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		7P
P7	xD-WP		8P
P8	xD-D0		10P
P9	xD-D1		11P
P10	SD-DAT2	9P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/6P	1P/10P
P14	MS-VCC		8P
P15	MS-SCLK		8P
P16	MS-DATA3		7P
P17	MS-INS		6P
P18	MS-DATA2		5P
P19	MS-DATA0		4P

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DATA1		3P
P21	MS-BS		2P
P22	4in1-GND	3P/6P	1P/10P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	XD-CD-SW		19P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CD-SW	SD-CD-SW	
P37	4 IN 1-GND	SD-WP/CD-SW-GND	
P38			

5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Pin	Name	Dir	description
1	XD_CD#	-	presence detect
2	R/B#	OUT	Ready / Busy (open-drain)
3	RE#	IN	Read Enable
4	CE#	IN	Card Enable
5	CLE	IN	Command Latch Enable
6	ALE#	IN	Address Latch Enable
7	WE#	IN	Write Enable
8	WP#	IN	Write Protect
9	GND	-	Ground
10	SD0	IN/OUT	data bit 0
11	SD1	IN/OUT	data bit 1
12	SD2	IN/OUT	data bit 2
13	SD3	IN/OUT	data bit 3
14	SD4	IN/OUT	data bit 4
15	SD5	IN/OUT	data bit 5
16	SD6	IN/OUT	data bit 6
17	SD7	IN/OUT	data bit 7
18	VCC	-	3.3V power

Pin	Pin Name	Description
1	VSS	Vss
2	BS	Bus state signal
3	DATA1	Data1 Parallel / NC Serial
4	SDIO/DATA0	Data0 Parallel / Data Serial
5	DATA2	Data2 Parallel / NC Serial
6	INS	Stick detect (connected to VSS)
7	DATA3	Data3 Parallel / NC Serial
8	SCLK	Clock signal
9	VCC	Vcc (2.7V - 3.6V)
10	VSS	Vss

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cardreader**



Size: Document Number **HM42-CP** Rev **SC**

Date: Friday, January 22, 2010 Sheet 36 of 72

hexainf@hotmail.com
GRATIS - FOR FREE

Thermal Get define

- Sensor0 => CPU
- Sensor1=> system temp (thermal DPX1)
- Sensor2=> HW T8 shut down(thermal DPX2)
- Sensor3=> unused(thermal DPX3)
- Sensor4=> MCH
- Sensor5=> PCH
- Sensor6=> Adpater Current
- Sensor7=>dGPU
- Sensor8=>Battery Thermal
- Sensor9=>Battery Current








3. System Sensor, Put on palm rest

UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Connector**
Size: Document Number: **HM42-CP** Rev: **SC**
Date: Friday, January 22, 2010 Sheet 39 of 72

Prevent BIOS data loss solution
1019 -SB




Internal Keyboard Connector



change connect to FPC (Same as Lab)
20.K0251.026 Pin 1 -> left side
20.K0320.026 Pin 1 -> right side (use in lab stage)
so swap net



Cover Up Switch



do not use 74.00268.07B in project for Deark suggestion
10-28 -SB

L16 -> 68.00082.011 is a obsoleted part
0930 -SA






Impedance: 60-ohm
rated Current :3A




PCB Version AD (Pin#)	Pull-Down Resistor	Pull-High Resistor (303V_AUX_S5)	Voltage
SA	100K	10K	3.0V
SB	100K	20K	2.75V
SC	100K	30K	2.54V
-I	100K	47K	2.24V
Reserved	100K	68K	1.94V
Reserved	100K	82K	1.81V
Reserved	100K	100K	1.65V

Model ID



14" PH 10K 3.3V_AUX_S5
17" PL 10K GND




EC BIOS Flash ROM



System BIOS Flash ROM



GOLDEN FINGER FOR DEBUG BOARD



Discrete N11M

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS

Size	Document Number
------	-----------------

HM42-CP


Rev

SC




Date: Friday, January 22, 2010

Sheet 41 of 72

72



Eng stuff 20.K0498.006 Pin 1 ->right side
PD change to 20.K0373.006 pin 1 ->left side
so net mirror Vertically



Discrete N11M

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Touch PAD			
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010	Sheet 43 of 72	HM42-CP	

LED

Power LED (Blue)

S3 LED (Orange)

BAT Full LED (Blue)

Charge LED (Orange)

1208 -SC











for factory test

For 2010 Acer Project, WLAN and 3G LED control by KBC

1208 -SC

1123 -SC

1208 -SC



0111 -1
Eng stuff 20.K0491.010 Pin 1 ->right side
PD change to 20.K0228.010 Pin 1 -> right side
do not swap net

Pin 1	5V_S5	
Pin 2	FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	FRONT_PWRLED#_Q	Power LED
Pin 10	GND	

	WLAN_LED_OFF#	WLAN_TEST_LED	WWAN_LED
WLAN ON Always on	L	H	L
WLAN ON (flash)	H	L	L
WWAN_ON	L	L	H
WLAN ON WWAN_ON	L	L	H

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LED&POWERBD CONN		
Size	Document Number	Rev	SC
HM42-CP			
Date: Friday, January 22, 2010	Sheet 44	of	72

Run Power

3D3V_AUX_S5


*Del Aux Power schematic,
it is not necessary for reservation*

1008 -SA

1014 -SA

1009 -SA

SB 0810



1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

1202 -SC

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB


1016 -SB

1016 -SB

1016 -SB

1016 -SB

1016 -SB



PM_SLP_S3#	1D5V_S0_DDR	1D5V_S0_PWRGD	0D75_S0
0	0	0	0
1	1	1	1

UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RUN POWER and 3D3V AUX S5**




Size: Document Number **HM42-CP** Rev **SC**

Date: Friday, January 22, 2010 Sheet 45 of 72



ISL62883 VCC_CORE




TPS51123 5V/3D3V



RT9026 0D75V_S0



Charger BQ24745



Discrete N11M

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number



Rev

HM42-CP


SC

Date: Friday, January 22, 2010

Sheet 46 of 72



1130 -SC
Broadlizer Cap power team testing fail,
Del TC5 for co-layout



hexainf@hotmail.com
GRATIS - FOR FREE

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

RT8223 5V/3D3V

HM42-CP

Rev SC

File


Size

Date: Friday, January 22, 2010

Document Number

Sheet 49 of 72

RT8209E for 1D5V



hexainf@hotmail.com
GRATIS - FOR FREE



becasue of 1.05V_S0 and 1.05V_VTT combin together
use PM_SLP_S3# Enable 1.05V power


UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
RT8209B +VCCP			
Size	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet 51 of 72	

RT9025 for 1D8V_S0

20090915




RT9026 for 0D75V_S0



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT9025 1D8V/RT9026 0D75	
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010		Sheet 52	of 72



RT8208A for VGA




Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	N11P-GE1	575	790	0.95 V
Performance (P0)	N11P-LP1	475	700	0.85 V
Balanced (P8)	N11P-GE1, N11P-LP1	405	324	0.85 V
Battery (P12)	N11P-GE1, N11P-LP1	135	135	0.80 V

Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	N11M-GE1	625	790	1.03 V
Performance (P0)	N11M-LP1	525	700	0.86 V
Balanced (P8)	N11M-GE1, N11M-LP1	405	405	0.85 V
Battery (P12)	N11M-GE1, N11M-LP1	135	135	0.85 V

Table 1. Performance Modes

Mode	Product (s)	NVCLK (MHz)	MCLK (MHz) DDR3	NVVD
Performance (P0)	N11M-OP1	625	790	1.03 V
Performance (P0)	N11M-OP2	525	700	0.86 V
Balanced (P8)	N11M-OP1, N11M-OP2	405	405	0.85 V

N11P-GE1
For 40nm GPU the NVVD and GPIO5 (NVVD_ALTV0) /GPIO6 (NVVD_ALTV1) relationship

GPIO6/NVVD_ALTV1	GPIO5/NVVD_ALTV0	NVVD
0	0	0.8
0	1	0.85
1	0	0.95

N11M-GE1/N11M-OP1
For 40nm GPU the NVVD and GPIO5 (NVVD_ALTV0) /GPIO6 (NVVD_ALTV1) relationship

GPIO6/NVVD_ALTV1	GPIO5/NVVD_ALTV0	NVVD
0	1	0.85
1	0	1.03

RT8208A		RT8208B		Output Voltage Equation
G0	G1	G0	G1	
0	0	1	1	$V_{OUT} = \frac{R1+R2}{R2} \times 0.75$
1	0	0	1	$V_{OUT} = \frac{R1+(R2//R3)}{(R2//R3)} \times 0.75$
0	1	1	0	$V_{OUT} = \frac{R1+(R2//R4)}{(R2//R4)} \times 0.75$
1	1	0	0	$V_{OUT} = \frac{R1+(R2//R3//R4)}{(R2//R3//R4)} \times 0.75$

I_{max}=27A
OCP>40A


$$V_{out} = 0.75V * (R1+R2) / R2$$

$$2ND = 68.3610.20A$$

VGA_CORE

for 40nm GPU
32.4K of N11M
49.9K of N11P
11P-49.9K (64.49925.6DL)
11M-32.4K (64.32425.6DL)

cherry request 9 pcs Gap,
because of space concern,
only add 5pcs Cap.




UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Size	Document Number	Rev
Custom	HM42-CP	
Date: Friday, January 22, 2010	Sheet 55	of 72

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



Eng stuff 20.81340.008
pin 1 definition same,

• Pin Definition:

1	GND	Batt-, Battery Negative Terminal
2	GND	Batt-, Battery Negative Terminal
3	SMD	SMBus data interface I/O pin
4	SMC	SMBus clock interface I/O pin
5	TH	Connect to Resistor to GND (10kΩ to GND)
6	BI	System present pin, low active
7	BATT+	Batt+, Battery Positive Terminal
8	BATT+	Batt+, Battery Positive Terminal

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number

HM42-CP

Rev

SC

Date: Friday, January 22, 2010

Sheet 57 of 72

Check test point

~~delete 3D3V_S0 test point~~



Test Point放在Dimm Door打開可量測處

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AFTE TP

Size

Document Number

HM42-CP

Rev

SC

Date: Friday, January 22, 2010

Sheet 59 of 72

[illegible]

+3VS to 1.8V Transfer

+1.5V to FBVDD Transfer





+1.05V to +1.05V_NV Transfer


Discharge Circuit

hexainf@hotmail.com
GRATIS - FOR FREE

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

NV power
HM42-CP
Date: Friday, January 22, 2010
Sheet 61 of 72





VGA 1 N11P-GE1 A3-->71.0N11P.GOU,
N11M-GE1-B -A3 -> 71.0N11M.EOU


Chip	N11P-GS1-A2	N11P-GE1-A2	N11P-LP1-A2
Device ID	0x0A7A	0x0A79	0x0A7B




Chip	N11M-GS1-B-A2	N11M-GE1-B-A2
Device ID	0x0A35	0x0A75

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.

File: N11P(1/6) PEG
Size: A2
Date: Friday, January 22, 2010

Rev: SC






UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
N11P(6/6) POWER			
Size	Document Number	Rev	
A3	HM42-CP	SC	
Date:	Friday, January 22, 2010	Sheet	67 of 72

DDR3



SAMSUNG: 72.41164.H0U (Use OEM PN:VR.1GB0B.006)
HYNIX: 72.51G63.C0U (Use OEM PN: VR.1GB0G.004)






UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(1/4)			
Size A3	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet 68 of	72

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

HM42-CP

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM(2/4)

Size

Document Number

HM42-CP


Rev

Date: Friday, January 22, 2010

Sheet 69


2

DDR3



SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U



UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(4/4)			
Size A3	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet 71 of 72	

3) Samsung VRAM FBRAM1~8 PN:VR.1GB0B.006

Hynix VRAM FBRAM1~8 PN:VR.1GB0G.004

4) VGA 1 N11P-GE1 A3->71.0N11P.G0U,
N11M-GE1-B -A3 -> 71.0N11M.E0U
N11M-OP1 ->

6) VGA 1 N11P-GE1-> R53 49.9K(64.49925.6DL)
N11M-GE1 -> R53 32.4K(64.32425.6DL)

7) R26 stuff Hynix VRAM : 15K(64.15025.6DL)
Samsung VRAM : 20K(64.20025.6DL)

8) R45 stuff N11M use 60.4 ohm (64.32425.6DL)
N11P use 40.2 ohm (64.40R25.6DL)

9) Muxless SKU stuff R181 2.37K (64.23715.6DL)
UMA SKU Stuff R181 2.4K (64.24015.6DL)

10) N11M OP1 ->R392 15K(64.15025.6DL)
N11M GE1 ->R392 30K(64.30025.6DL)

Mini Card 2nd and 3rd source PN confirm

Card Reader 2nd source confrim

[ECR]

Date	released by	ECR Number
11/22	Anita	R1001240

[Old]

PCH1 PN : 71.0IBEX.A0U

[New]

PCH1 PN : 71.0HM55.00U(KI.G5501.002)

hexainf@hotmail.com

GRATIS - FOR FREE

[lab -SB]

2nd -> UMA (S01G)

1st -> Diserete N11P Hynix(S02G)

1st +3rd -> Diserete N11M Hynix(S03G)

2nd +4th -> Diserete N11M Samsung(S04G)

1st -> Diserete N11P Samsung (S05G)

2nd -> N11M Hynix_support Optimus (S06G)

[Eng -SC]

2nd -> UMA Non 3G (55.4GY01.S07G)

1st -> Diserete N11P Hynix_3G(55.4GZ01.S03G)

1st +3rd -> Diserete N11M Hynix_3G(55.4GY01.S09G)

2nd +4th -> Diserete N11M Samsung_Non 3G(55.4GZ01.S02G)

1st + 5th -> Diserete N11P Samsung _3G(55.4GY01.S10G)

1st +3 rd -> UMA Non 3G Non HDMI (55.4GW01.S01G)

[PD -1]

UMA 3G (55.4GY01.M01G)

Diserete N11P Hynix_3G(55.4GY01.M02G) => 1st

Diserete N11P Hynix_Non 3G(55.4GY01.M03G) => 2nd

UMA Non 3G (55.4GY01.M04G)

Diserete N11M Hynix_3G(55.4GY01.M05G)

Diserete N11P Samsung _3G(55.4GY01.M06G) =>1 st

Diserete N11M Samsung_Non 3G(55.4GY01.M07G)

[PD action]

qual TPCN1 2nd source(20.K0296.006)

qual KB1 2nd source(20.K0382.026)

qual HDMI 2nd and 3rd

qual ODD1 3rd source(62.10065.E01)

qual PWRCN1 2nd and 3rd

qual RTC1 4th source

qual BT1 2nd and 3 source

qual U51 and U15 2nd source

qual TC13 2nd source(77.21571.111)

qual U32 2nd source

Qual HS1,HS2 2nd: 34.4B417.401

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Modify History

Size

Document Number

Rev

Date: Friday, January 22, 2010

Sheet 72

of

72

HM42-CP

SC