


MYALL2 Block Diagram



Project Code	PCB
91.4G901.001	06203-MP

CPU DC/DC ISL6262 37 ~ 38	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

SYSTEM DC/DC MAX8744 35	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5
APL5331-KAC APL5912-KAC APL5308-25AC 40	
INPUTS	OUTPUTS
1D5V_S5	1D05V_S0
1D8V_S3	1D5V_S0
3D3V_S5	1D5V_S5
3D3V_S0	2D5V_S0
APW7057-KC TPS51100DGQ APL5331-KAC 41	
INPUTS	OUTPUTS
5V_S5	3D3V_S5
5V_S5	1D8V_S3
5V_S5	0D9V
1D8V_S0	1D2V_S0

CHARGER ISL6255 42	
INPUTS	OUTPUTS
DCBATOUT	BT+ 16.8V 3A

PCB Layer Stackup	
L1: Signal 1	
L2: VCC	
L3: Signal 2	
L4: Signal 3	
L5: GND	
L6: Signal 4	

ICH7M Integrated Pull-up and Pull-down Resistors

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPIO17, PME#, LAD[3:0]#/FWH[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+ -0.25 Center
1	0	0	1	+ -0.5 Center
1	0	1	0	+ -0.75 Center
1	0	1	1	+ -1.0 Center
1	1	0	0	+ -0.25 Center
1	1	0	1	+ -0.5 Center
1	1	1	0	+ -0.75 Center
1	1	1	1	+ -1.0 Center

PCI Routing

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->F, B->E	0
MiniPCI	21	A/B -> E	1

Calistoga Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference

Size

Document Number




Rev

MYALL2








MP

Date: Friday, March 24, 2006

Sheet 2 of 57



PCLK_FWH & PCLK_PCM need equal length



FSC	FSB	FSA	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	266M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	166M	X
1	1	0	466M	X
1	1	1	Reserved	X



VCC_CORE_S0

VCC_CORE_S0

U34C

A7	VCC[001]	VCC[068]
A9	VCC[002]	VCC[069]
A10	VCC[003]	VCC[070]
A12	VCC[004]	VCC[071]
A13	VCC[005]	VCC[072]
A15	VCC[006]	VCC[073]
A17	VCC[007]	VCC[074]
A18	VCC[008]	VCC[075]
A20	VCC[009]	VCC[076]
B7	VCC[010]	VCC[077]
B9	VCC[011]	VCC[078]
B10	VCC[012]	VCC[079]
B12	VCC[013]	VCC[080]
B14	VCC[014]	VCC[081]
B15	VCC[015]	VCC[082]
B17	VCC[016]	VCC[083]
B18	VCC[017]	VCC[084]
B20	VCC[018]	VCC[085]
C9	VCC[019]	VCC[086]
C10	VCC[020]	VCC[087]
C12	VCC[021]	VCC[088]
C13	VCC[022]	VCC[089]
C15	VCC[023]	VCC[090]
C17	VCC[024]	VCC[091]
C18	VCC[025]	VCC[092]
D9	VCC[026]	VCC[093]
D10	VCC[027]	VCC[094]
D12	VCC[028]	VCC[095]
D14	VCC[029]	VCC[096]
D15	VCC[030]	VCC[097]
D17	VCC[031]	VCC[098]
D18	VCC[032]	VCC[099]
E7	VCC[033]	VCC[100]
E9	VCC[034]	VCC[101]
F10	VCC[035]	VCCP[01]
F12	VCC[036]	VCCP[02]
F13	VCC[037]	VCCP[03]
F15	VCC[038]	VCCP[04]
F17	VCC[039]	VCCP[05]
F18	VCC[040]	VCCP[06]
F20	VCC[041]	VCCP[07]
F7	VCC[042]	VCCP[08]
F9	VCC[043]	VCCP[09]
F10	VCC[044]	VCCP[10]
F12	VCC[045]	VCCP[11]
F14	VCC[046]	VCCP[12]
F15	VCC[047]	VCCP[13]
F17	VCC[048]	VCCP[14]
F18	VCC[049]	VCCP[15]
F20	VCC[050]	VCCP[16]
AA7	VCC[051]	VCCA
AA9	VCC[052]	VCCA
AA10	VCC[053]	VCCA
AA12	VCC[054]	VCCA
AA13	VCC[055]	VCCA
AA15	VCC[056]	VCCA
AA17	VCC[057]	VCCA
AA18	VCC[058]	VCCA
AA20	VCC[059]	VCCA
AB9	VCC[060]	VCCA
AC10	VCC[061]	VCCA
AB10	VCC[062]	VCCSENSE
AB12	VCC[063]	VCCSENSE
AB14	VCC[064]	VCCSENSE
AB15	VCC[065]	VCCSENSE
AB17	VCC[066]	VCCSENSE
AB18	VCC[067]	VCCSENSE

AB20	VCC[068]
AB7	VCC[069]
AC7	VCC[070]
AC9	VCC[071]
AC12	VCC[072]
AC13	VCC[073]
AC15	VCC[074]
AC17	VCC[075]
AC18	VCC[076]
AD7	VCC[077]
AD9	VCC[078]
AD10	VCC[079]
AD12	VCC[080]
AD14	VCC[081]
AD15	VCC[082]
AD17	VCC[083]
AD18	VCC[084]
AE9	VCC[085]
AE10	VCC[086]
AE12	VCC[087]
AE13	VCC[088]
AE15	VCC[089]
AE17	VCC[090]
AE18	VCC[091]
AE20	VCC[092]
AE9	VCC[093]
AE10	VCC[094]
AE12	VCC[095]
AE14	VCC[096]
AE15	VCC[097]
AE17	VCC[098]
AE18	VCC[099]
AE20	VCC[100]

1D05V_S0

Layout Note

1D05V_S0

0R0402-PAD

C245

SCD1U10V2KX-4GP

VCC[040]

VCC[041]

VCC[042]

VCC[043]

VCC[044]

VCC[045]

VCC[046]

VCC[047]

VCC[048]

VCC[049]

VCC[050]

VCC[051]

VCC[052]

VCC[053]

VCC[054]

VCC[055]

VCC[056]

VCC[057]

VCC[058]

VCC[059]

VCC[060]

VCC[061]

VCC[062]

VCC[063]

VCC[064]

VCC[065]

VCC[066]

VCC[067]

VCC[068]

VCC[069]

VCC[070]

VCC[071]

VCC[072]

VCC[073]

VCC[074]

VCC[075]

VCC[076]

VCC[077]

VCC[078]

VCC[079]

VCC[080]

VCC[081]

VCC[082]

VCC[083]

VCC[084]

VCC[085]

VCC[086]

VCC[087]

VCC[088]

VCC[089]

VCC[090]

VCC[091]

VCC[092]

VCC[093]

VCC[094]

VCC[095]

VCC[096]

VCC[097]

VCC[098]

VCC[099]

VCC[100]

VCC[101]

VCC[102]

VCC[103]

VCC[104]

VCC[105]

VCC[106]

VCC[107]

VCC[108]

VCC[109]

VCC[110]

VCC[111]

VCC[112]

VCC[113]

VCC[114]

VCC[115]

VCC[116]

VCC[117]

VCC[118]

VCC[119]

VCC[120]

VCC[121]

VCC[122]

VCC[123]

VCC[124]

VCC[125]

VCC[126]

VCC[127]

VCC[128]

VCC[129]

VCC[130]

VCC[131]

VCC[132]

VCC[133]

VCC[134]

VCC[135]

VCC[136]

VCC[137]

VCC[138]

VCC[139]

VCC[140]

VCC[141]

VCC[142]

VCC[143]

VCC[144]

VCC[145]

VCC[146]

VCC[147]

VCC[148]

VCC[149]

VCC[150]

VCC[151]

VCC[152]

VCC[153]

VCC[154]

VCC[155]

VCC[156]

VCC[157]

VCC[158]

VCC[159]

VCC[160]

VCC[161]

VCC[162]

VCC[163]

VCC[164]

VCC[165]

VCC[166]

VCC[167]

VCC[168]

VCC[169]

VCC[170]

VCC[171]

VCC[172]

VCC[173]

VCC[174]

VCC[175]

VCC[176]

VCC[177]

VCC[178]

VCC[179]

VCC[180]

VCC[181]

VCC[182]

VCC[183]

VCC[184]

VCC[185]

VCC[186]

VCC[187]

VCC[188]

VCC[189]

VCC[190]

VCC[191]

VCC[192]

VCC[193]

VCC[194]

VCC[195]

VCC[196]

VCC[197]

VCC[198]

VCC[199]

VCC[200]

VCC[201]

VCC[202]

VCC[203]

VCC[204]

VCC[205]

VCC[206]

VCC[207]

VCC[208]

VCC[209]

VCC[210]

VCC[211]

VCC[212]

VCC[213]

VCC[214]

VCC[215]

VCC[216]

VCC[217]

VCC[218]

VCC[219]

VCC[220]

VCC[221]

VCC[222]

VCC[223]

VCC[224]

VCC[225]

VCC[226]

VCC[227]

VCC[228]

VCC[229]

VCC[230]

VCC[231]

VCC[232]

VCC[233]

VCC[234]

VCC[235]

VCC[236]

VCC[237]

VCC[238]

VCC[239]

VCC[240]

VCC[241]

VCC[242]

VCC[243]

VCC[244]

VCC[245]

VCC[246]

VCC[247]

VCC[248]

VCC[249]

VCC[250]

VCC[251]

VCC[252]

VCC[253]

VCC[254]

VCC[255]

VCC[256]

VCC[257]

VCC[258]

VCC[259]

VCC[260]

VCC[261]

VCC[262]

VCC[263]

VCC[264]

VCC[265]

VCC[266]





VCC[267]

VCC[268]


VCC[269]

VCC[270]


VCC[271]





Place them near to the chip (< 0.5")





HOST
















PARALLEL TERMINATION






Decoupling Capacitor






LED




LCD/INVERTER CONN



LED BD CONN





CRT I/F & CONNECTOR




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift



DDC_CLK & DATA level shift




TV CONN


































































































































緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title CRT/TV Connector		
Size	Document Number MYALL2	Rev MP
Date: Thursday, March 30, 2006	Sheet 14 of 57	




Placement Note:
Distance between the ICH-7 M and cap on the "P" signal
should be identical distance between the ICH-7 M and cap
on the "N" signal for same pair.











CD-ROM Connector





For HDD & SATA both



Put near SATA2 Connector

HDD Connector

SATA Connector








? 0 Ohms close to SATA2 Connector


Dummy when use IDE

SATA PN : 20.F0794.066
PATA PN : 20.E0021.222


ME : 20.F0777.022





BLUETOOTH MODULE



EC21 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request




1st source: 20.D0197.104





MDC 1.5 CONNECTOR

CHANGE TO AZ




2nd source: 20.F0604.012







Mini Card Connector




1394 Connector



XD
MS / MS PRO
SD / SD IO / MMC

 Wistron Corporation 21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MINI CARD / 1394 / CARD READER	
Size	Document Number
MYALL2	
Date	Friday, March 31, 2006
Sheet	26 of 57
Rev	MP

PCMCIA Socket




Cardbus I/F


CBB D[15..0] <<> CBB_D[15..0] 24,25
CBB A[25..0] <<> CBB_A[25..0] 24,25


CBB_IORD# 24
CBB_IOWR# 24
CBB_OE# 24
CBB_WE# 25
CBB_REG# 24
CBB_RDY 25
CBB_WP 25
CBB_RESET# 25
CBB_WAIT# 25
CBB_INPACK# 25

CBB_CE1# 24
CBB_CE2# 24
CBB_BVD1# 25
CBB_BVD2# 25
CBB_CD1# 25
CBB_CD2# 25
CBB_VS1# 25
CBB_VS2# 25




Power switch







AUDIO OP AMPLIFIER




LINE IN




MIC IN







LINE OUT





Internal Speaker



16,24,25 PCI_AD[31:0] <<< PCI_AD[31:0]









VISHAY FIR/CIR Module



Layout Guide:
 (1) FIR_3D3V : 30 mils,
 (2) C583, C581 close
 to U32 Place C581
 ,C583 near Pin1
 and Pin6



Internet Button




Mail Button



Power Button



2nd source: 20.K0185.012

Program Button




E-Button

POWER LED FOR BUTTON SIDE




MAIL LED FOR BUTTON SIDE

Cover Up Switch




TOUCH PAD



2nd source: 62.40009.341

KB1
ETY-CON26-2-GP
20.K0127.026




Internal KeyBoard CONN





CHECK KB SPEC. AND PIN DEFINE

KROW[8..1] >>> KROW[8..1] 31
KCOL[18..1] >>> KCOL[18..1] 31






EMI Bypass cap.




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.



Title			Rev	
Buttons / KB / TOUCHPAD			MP	
Size	Document Number		MYALL2	
Date: Thursday, March 30, 2006	Sheet	33	of	57




Run Power




Aux Power




CPU_CORE
Intersil ISL6262




Max8744 3D3V/5V




ISL6269_VGA_Core 1D0V




0D9V_S3



Charger_ISL6255



Adapter



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Place close to phase 1 choke

Place close to phase 1 choke

When test without cpu, change to 0 ohms

If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0
==> Remove R44/R45/R46/R47.

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU Vcore Power 1	
Size	Document Number
MYALL2	
Date: Thursday, March 30, 2006	Sheet 37 of 57
Rev	MP






$$V_{out} = 1V \cdot (R1 + R2) / R2$$

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP /FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on


For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.


- Vout=3.3V
1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
 2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
 3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.




Roc close high side MOS Drain pin




NIPPON
330uF, 4V, H=5.8mm
ESR=15mohm












Adaptor in to generate DCBATOUT



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin
Taipei Hsien 221, Taiwan, R.O.C.

Title					AD/BATT CONN				
Size		Document Number					Rev		
		MYALL2					MP		
Date:		Thursday, March 30, 2006			Sheet 43 of		57		





$$V_{out} = 0.75V * (R1 + R2) / R2$$

$$V_{out} = 0.75V * (R1 + R2) / R2$$

Panasonic V Size 330uF 2V
ESR=9mohm, Iripple=3.0A

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2


<Variant Name>





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title: **TPS51124 / NVDD/1D2V**



Size: Document Number **MYALL2** Rev **MP**


Date: Thursday, March 30, 2006 Sheet 45 of 57











5					4					3					2					1						
D	1. 5V_S5_G913 chnge to 5V_AUX_S5 =====> 1229					55. Change TC7 / TC8 to C844 / C845 from 22U/6.3V to 10U/6.3V for headphone system resume have "BO" sound =====> 0208-PD					56. EMC change U1 and U7 materials from G528 / G546 to TPS2061 / TPS2062 =====> 0208-PD					57. Add R651 0 ohm for vendor test =====> 0208-PD					58. Add R652 0 ohm for camera voltage =====> 0209-PD					
	2. Bluetooth USB change to port 7 =====> 1229					59. Add R653 / Q37 / Q38 for quick discharge of 5V_S0 / 3D3V_S0 / 1D8V_S0 =====> 0209-PD					60. Change DIMM connector from 62.10017.741(DM1)/62.10017.751(DM2) to 62.10017.691(DM1)/62.10017.A71(DM2) =====> 0209-PD					61. Change G72 DACB net of DACA_VDD / DACA_VREF / DACA_RSET to DACB_VDD / DACB_VREF / DACB_RSET =====> 0209-PD					62. Delete R230 and C317 for non-delay RSMRST# =====> 0210-PD					
C	3. Add CPU frequency selection resistor =====> 1229					63. Stuff R285 for internal mic record issue =====> 0210-PD					64. Change C541 and C544 from 27pF to 22pF with 18pF =====> 0210-PD					65. Change HDD1/ODD1/TVOUT1/TVIN1/LOUT1 symbol =====> 0210-PD					66. Delete R330 for BAT_IN# double pull hi issue =====> 0213-PD					
	4. Change LVDS connector =====> 1229					67. EMI add EC79 ~ EC87 for 1D8V_S3 and EC88 ~ EC90 for DDR_VREF_S0 =====> 0213-PD					68. Add U84/C846/R654/R655/R656/L47 for camera function =====> 0213-PD					69. EMI add spring GND1 ~ GND3 =====> 0213-PD					70. Change TVOUT1 symbol for don't display TV issue =====> 0214-PD					
B	5. Change C435 from 1uF to 0.47uF and for pop noise =====> 1230					71. Power change C805 and C806 from 51120_GND to GND =====> 0220-PD					72. Change DC1material from 22.10037.C51(yellow power jack) to 22.10037.C61(blue power jack) =====> 0223-PD					73. Power change C466 from 0.1uF to 0.01uF for U19 burned issue =====> 0303-PD					74. Power change material U47 / U48 / U53 / U54 from 84.07807.F37 to 84.06690.F37					
	6. Change T7 and T8 from 68uF to 22uF for pop noise =====> 1230					U49 / U50 / U51 / U52 from 84.07805.A37 to 84.06676.A37 for burned issue =====> 0306-PD					75. Power change R523 / C738 from 3.57K / 5600pF to 4.42K / 47pF =====> 0306-MP					76. Charger change R19 from 15.8K to 130K =====> 0307-MP					77. Charger change R22 from 100K to 499K and add R657 124K / Q39 2N7002 for 6 cell 3.2A with 8 cell 3.8A issue =====> 0309-MP					
A	7. Add 579 ~ R584 / Q35 and Q36 for pop noise =====> 1230					78. Acer suggestion change JK1 AV-IN connector from 62.10059.011 to 20.90045.001 and delete R292 / R293 =====> 0315-MP					79. Change CRT1 / Q35 / Q36 footprint for SMT issue =====> 0317-MP					80. Change LED5 driver voltage from 5V_S0 to 3D3V_S0 for light leak issue =====> 0317-MP					81. Delete dual layout of dummy of of L47 / L28 / L33 / L39 / L15 / L18 =====> 0317-MP					
	8. Power change 1D05V_S0 and 1D5V_S0 power source =====> 0102					82. Short 0 ohm with pad =====> 0320-MP					S : R89 / R418 / R225 / R537 / R316 / R5 / R52 / R51 / R333 / R345 / R335 / R651 / R558 / R559 / R532 / R285 / R649 / R650					/ R49 / R448 / R204 / R437 / R96 / R562 / R410 / R211 / R208 / R177 / R406 / R194 / R237 / R226 / R245 / R243 / R322 / R326					/ R327 / R425 / R444 / R495 / R496 / R560 / R616					
5	9. Power change 5D_PWR and 3D3V_PWR power source =====> 0107					P : R515 / R516 / R491 / R492 / R494 / R482 / R485 / R486 / R487 / R517 / R506 / R508 / R510 / R511 / R591 / R589 / R592					/ R593 / R596 / R598 / R603 / R600 / R246 / R247 / R623 / R626 / R624 / R42					83. Power change materials for high frequency noise issue =====> 0324-MP					A. add TC45 ~ TC50					
	10. R427 DY for PCIE bus clock =====> 0107					B. dummy C691 / C692 / C689 /C685 / C686 / C688					C. delete C797 / C798 / C808 / C809					84. Power change material TC23 from 79.3371T.30L to 80.22716.L08 and L42 / L43 from 68.4R750.10Z to 68.4R71A.10P =====> 0324-MP					85. Change C29 material from 78.10491.4FL to 78.10520.5FL for hot plug don't boot up issue =====> 0328-MP					
4	11. Delete Q14 / R543 / R254 for boot up =====> 0107					86. Change BOM level that add 1394 / TVIN / TVOUT / IR function =====> 0331-MP					87. ME change 1394 connector material from 62.10027.121 to 62.10027.561 for RoSH issue =====> 0331-MP															
	12. Power change R505 from 3.01K to 3.24K =====> 0107																									
3	13. Power change R142 from 2.21K to 8.2K =====> 0107																									
	14. Power change R122 from 56.2K to 73.2K =====> 0107																									
2	15. Change R68 from 37ohm to 40.2ohm and R61 from 37ohm to 30ohm =====> 0107																									
	16. Delete R401 for UMA boot up short =====> 0107																									
1	17. ME change TVOUT1 material from 22.10021.F41 to 22.10021.H61 =====> 0107																									
	18. R568 DY for CIR working =====> 0109																									
19. Swap CARD1 pin18 and pin19 =====> 0110																									hexaint@hotmail.com	
20. Power change C699 from 510P/50V to 470P/50V =====> 0111																										
21. Power change R397 and R399 from resister to gap-close =====> 0111																										
22. Remove R392 / R393 / C560 / R62 / R92 / R123 =====> 0111																										
23. Add R615 for G72 SS =====> 0111																										
24. Dummy G72 external thermal sensor U26 / R351 / R352 / C534 =====> 0111																										
25. Add G72 strapping MIOA_D0 R614 with dummy =====> 0111																										
26. EMI add capacitor EC66 ~ EC69 for 1000P/16V and EC70 ~ EC78 for 0.1U/16V =====> 0111																										
27. Power change R480 from 6.2K to 8.2K =====> 0112																										
28. Delete R533 and R534 for cardreader detect =====> 0112																										
29. Delete R210 for 1D5V_S0 power rail =====> 0112																										
30. Power delete R407 0 ohm =====> 0112																										
31. Add TC34 ~ TC38 for U39_G72 =====> 0112																										
32. Remove R362 =====> 0112																										
33. Change R282 and R283 from 22 ohm to 2.2K for internal mic record function failure =====> 0112																										
34. Change R306 / R308 / R313 / R311 from 47 ohm to 0 ohm for Hsync and Vsync input =====> 0112																										
35. Change R379 / R380 / R377 / R378 / R382 / R383 from 47 ohm to 0 ohm for TV input =====> 0112																										
36. Change CIR pull hi voltage from 5V to 3D3V =====> 0113																										
37. Delete G2 pad =====> 0113																										
38. Add GIGA LAN reset trace =====> 0113																										
39. Power change 1D5V power source =====> 0117																										
40. Power change NVVDD power source =====> 0117																										
41. Power add 1D5V power switching =====> 0117																										
42. Change C774 and C776 from 12pF to 15pF =====> 0119																										
43. Change C640 and C648 from 20pF to 27pF =====> 0119																										
44. Change C722 and C737 from 4.7pF to 2.7pF =====> 0119																										
45. Change C42 and C44 from 22pF to 18pF =====> 0119																										
46. Power delete R633 and pull hi voltage =====> 0119																										
47. Power delete TC39, TC43 and change TC41, TC42 to 79.33719.20C =====> 0120																										
48. Add CRT detect circuit =====> 0119																										
49. Change R594 pull hi voltage from 3D3V_S0 to 3D3V_S5 for S3 wake up issue =====> 0123																										
50. Power change material L44 and L46 from 68.3R310.20A to 68.4R710.20D																										
L45 from 68.3R310.20A to 68.2R210.20B =====> 0123																										
51. Power change R480 from 8.2K to 12K =====> 0124																										
52. Power change capacitor material from 78.10699.42L to 78.10622.53L as C685 ~ C692 =====> 0125																										
53. Delete U57 / C671 /C675 / C656 / C663 / U8 / D12 / D13 / C306 / R218 / R219 for don't boot up with battery only =====> 0205																										
54. Change R59 from 100K to 8.2K and add R649 / R650 for don't boot up with battery only =====> 0205																										

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size		Document Number	
Date: Friday, March 31, 2006		Sheet 57 of 57	
HISTORY		Rev	
MYALL2		MP	