


PCB STACKUP

MAXIM CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 51



PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SD0	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPI015	Weak internal pull-down. Do not pull high.
GPI08	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	LAN
LANE2	MiniCard WLAN

USB


Pair	Device
0	USB1
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	NC
6	NC
7	NC
8	NC
9	USB3(HS)
10	Finger Print
11	Blue Tooth
12	NC
13	Cardreader


Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0


JV70-CP


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Table of Content		
Size A3	Document Number JV70-CP	Rev -1
Date: Thursday, October 08, 2009 Sheet 2 of 68		












62.10040.611
2ND = 62.10055.321











SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled






CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.

62.10040.611 BOM change to 62.10055.321
2ND = 62.10053.561
3RD = 62.10055.341

JV70-CP



SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"




When unused all JTAG pins may be NC

ES2 PCH version



INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSusi_05,VccSusi_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



HDD

ODD



JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title PCH (1/9)

Size A3 Document Number JV70-CP Rev -1

Date: Thursday, October 08, 2009 Sheet 11 of 68

LAN

MINICARD1








PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.






PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).

JV70-CP

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (2/9)			
Size A3	Document Number		Rev
	JV70-CP		-1
Date:	Thursday, October 08, 2009		Sheet 12 of 68







GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.







H: No SG function
L: SG Support



H: DIS ONLY
L: SG and UMA







JV70-CP


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






























Title

PCH (9/9)

Size A3 Document Number **JV70-CP** Rev **-1**

Date: Thursday, October 08, 2009 Sheet 19 of 68





LVDS

FUNCTION TABLE		
SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

CRT

$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File







Size Document Number

Custom


Rev -1

Date: Thursday, October 08, 2009 Sheet 22 of 68

LCD/INVERTER/CCD CONN




Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR



L=> DIS
H=> UMA

15,22,23 dGPU_SELECT#

59,62 ATI_CRT_HSYNC

For DIS CRT


59,62 ATI_CRT_VSYNC

14 PCH_HSYNC


For UMA CRT

14 PCH_VSYNC


Hsync & Vsync level shift



SC 0901




DDC_CLK & DATA level shift



L=>B0 -DIS
H=>B1 -UMA

15,22,23 dGPU_SELECT#


16,22 dGPU_EDID



JV70-CP

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CRT CONN	
Size	Document Number	JV70-CP	
Date	Thursday, October 08, 2009	Sheet	24 of 68


SATA Connector



JV70-CP

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	JV70-CP		-1
Date:	Thursday, October 08, 2009	Sheet 26 of	68


ODD Connector



JV70-CP

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ODD			
Size	Document Number		Rev
	JV70-CP		-1
Date: Thursday, October 08, 2009		Sheet 27 of 68	

BLUETOOTH MODULE



JV70-CP

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number









JV70-CP


Rev

-1

Date: Thursday, October 08, 2009


Sheet 28 of 68







- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.

LAN Connector




LAN Connector






Sense resistors need close codec

JV70-CP




BOM change to 74.09789.B13

GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB


JV71



JV71




Signal inverter for speaker shutdown




JV70-CP


LINE IN




LINE OUT




MIC IN



Internal Speaker



Internal Mic




JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AUDIO Jack		
Size	Document Number	Rev
	JV70-CP	-1
Date: Thursday, October 08, 2009	Sheet 34 of 68	

MDC 1.5 CONN





JV70-CP

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MDC	
Size	Document Number
	JV70-CP
Date: Thursday, October 08, 2009	Sheet 35 of 68
	Rev -1


Mini Card Connector(WLAN)

Support debug-card

Mini Card Connector





Place near MINI1






JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			MINI CARD	
Size	Document Number	JV70-CP		Rev
A3				-1
Date: Thursday, October 08, 2009		Sheet	37	of 68



C124 & C401 CLOSE TO G787







T8=90

$$\text{THERM_SET} = [(T_{\text{set}} - 72) \times 0.02 + 0.34] \times \text{VCC}$$


JV70-CP

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Thermal/Fan Connector			
Size	Document Number	Rev	
		-1	
Date: Thursday, October 08, 2009		Sheet 38 of 68	Rev







TOUCH PAD







Finger printer




JV70-CP

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch PAD and FP			
Size	Document Number		Rev
	JV70-CP		-1
Date:	Thursday, October 08, 2009	Sheet	41 of 68

LED




3D3V_AUX_S5




緯創資通

Sheet 43 of 68


ISL62883 VCC_CORE




TPS51123 5V/3D3V




G2997 0D75V_S0




RT9025 1D8V




TPS51117 1D5V




Charger BQ24745



Adapter



TPS51117 1D05V



JV70-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number

Rev

JV70-CP

-1


Date: Thursday, October 08, 2009

Sheet




44


of

68




-1 1001






TPS51117 for 1D05V



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TPS51117 for VCCP



TC31
ST15U25VDM-1-GP
77.21561.00L

5V_S5
SC1U10V2KX-1GP
C666
SC1U10V2KX-1GP
C670
SC1U10V2KX-1GP
D32
B0530WS-7-F-GP

2009/09/29WAYNE

R611
200R2J-1-L-GP
RT8209B_VCCP_V5FILT

2009/09/29WAYNE remove R614

C671
SCD1U25V3KX-GP

RT8209B_VCCP_VFB
RT8209B_VCCP_VBST

VCCP_RUN ON
RT8209B_VCCP_TON
RT8209B_VCCP_TRIP

R606
7K5F2F-1-GP

20090820 Wayne

Freq=360KHz

$I_d=10.5A$
 $Q_g=8\sim11nC$
 $R_{dson}=10.5\sim14mohm$

$I_d=15A$
 $Q_g=15\sim21nC$
 $R_{dson}=5.2\sim6.9mohm$


$I_{omax}=19A$
 $OC>28.5A$

$V_{out}=0.75*(1+R1/R2)$

330uF, 2.5V
ESR:9mohm
Iripple:3A


$V_{out}=1.1054(Cal)$

RT8209B_VCCP_VFB
R604
0R2J-2-GP
VTT_SENSE 7



$V_{out}=1.113(Cal)$

Auburndale $V_{TT}=1.05V$; $H_VTTVID1=1 \Rightarrow V_{out}=1.05V$
Clarksfield $V_{TT}=1.1V$; $H_VTTVID1=0 \Rightarrow V_{out}=1.1V$




JV70-CP


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		TPS51117 +VCCP
Size	Document Number	
Date: Thursday, October 08, 2009		Sheet 49 of 68
Rev		-1

RT9025 for 1D8V_S0




G2997 for 0D75V_S3




JV70-CP


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT9025 1D8V/G2997 0D75	
Size	Document Number	Rev	
Date: Thursday, October 08, 2009		Sheet 50	of 68
JV70-CP		-1	





BATTERY CONNECTOR






JV70-CP


緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
AD/BATT CONN		
Size	Document Number	Rev
JV70-CP		-1
Date: Thursday, October 08, 2009	Sheet 54 of 68	



TOP



TOP




SB 0819


-1 0930

H1~H10 ALL IN TOP SIDE


CPU






PCH



VGA



MDC




TOP

BOT




BOT

BOT


BOT



SB 0820



SB 0820




SB 0820

JV70-CP

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: EMI/Spring/Boss			
Size	Document Number		Rev
JV70-CP		-1	
Date: Tuesday, October 13, 2009		Sheet 55	of 68

Check test point



Test Point放在Dimm Door打開可量測處

JV70-CP

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AFTE TP

Size

Document Number


JV70-CP


Rev


-1

Date: Thursday, October 08, 2009

Sheet 56 of 68

[illegible]








DVPDATA [3:2:1:0] for VRAM type selection H/W strap
Should provide VRAM Table for VBios request

DVPDATA [3:0]
0100 1GB DDR3 Hynix-H5TQ1G63BFR-12C (800MHZ)
1000 1GB DDR3 Samsung-K4W1G1646E-HC12 (800MHZ)
1100 RESERVE

It's strap for GDDR3-136ball
Need to Clarify




For Thermal sensor



For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R



Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRP1 are used.

71.MDS0N.M01
Madison>71.MDS0N.M01, Park>71.0PARK.M04


STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPI00	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPI01	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
RESERVED	GPI08	RESERVED
BIF_VGA_DIS	GPI09	VGA ENABLED
RESERVED	GPI021	RESERVED
BIOS_ROM_EN	GPI022_ROMCSB	ENABLE EXTERNAL BIOS ROM
VIP_DEVICE_STRAP_ENA (Internal PD)	GPI0[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT If BIOS_ROM_EN=1, then Config[3:0] defines the ROM type If BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
RSVD	V2SYNC	
RSVD	H2SYNC	
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (If adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI

AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,
THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A
256MB	x001		M25P10A
64MB	x010		M25P20
32MB	x		M25P40
512MB	x		M25P80
1GB	x		
2GB	x	Chingis (formerly PMC)	Pm25LV512A
4GB	x		Pm25LV810A




HW STRAP PIN



Designator	For M97-M2	For Mannheim
R_MEM_1	R471	10K
R_MEM_2	R437	0R/Short
R_MEM_3	DY	DY
C_MEM	C889	2.2nF



DDR3



62,65 DQMA#[0..7] <<>

62,65 RDQSA[0..7] <<>


62,65 WDQSA[0..7] <<>

62,65 MAA[0..12] <<>





62,65 MDA[0..63] <<>

SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U



DDR3



62,64 DQMA#[0..7] <<>

62,64 RDQSA[0..7] <<>

62,64 WDQSA[0..7] <<>

62,64 MAA[0..12] <<

62,64 MDA[0..63] <<>

SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U

JV70-CP

Title		
Size		
Date		
Sheet		
of		
Rev		
-1		


偉創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

VRAM(2/4)

JV70-CP



DDR3



72.41164.H0U
HYN-72.51G63.C0U,SAM-72.41164.H0U



DIS

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U



72.41164.H0U
HYN-72.51G63.C0U,SAM-72.41164.H0U


DIS



JV70-CP

Title		
VRAM(3/4)		
Size	Document Number	Rev
A3	JV70-CP	-1
Date:	Thursday, October 08, 2009	Sheet 66 of 68

DDR3




SB 0812

72.41164.H0U
HYN-72.51G63.C0U,SAM-72.41164.H0U
DIS

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U


62,66 DQMB#[0..7] <<>>
62,66 RDQSB#[0..7] <<>>
62,66 WDQSB#[0..7] <<>>
62,66 MAB[0..12] <<>>
62,66 MDB[0..63] <<>>



SB 0812

72.41164.H0U
HYN-72.51G63.C0U,SAM-72.41164.H0U
DIS

62,66 DQMB#[0..7] <<>>
62,66 RDQSB#[0..7] <<>>
62,66 WDQSB#[0..7] <<>>
62,66 MAB[0..12] <<>>
62,66 MDB[0..63] <<>>



JV70-CP

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VRAM(4/4)		
Size A3	Document Number JV70-CP	Rev -1
Date: Thursday, October 08, 2009 Sheet 67 of 68		

	5	4	3	2	1
D					
C					
B					
A					

JV70-CP

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Modify History			
Size	Document Number		Rev
	JV70-CP		-1
Date:	Thursday, October 08, 2009		Sheet 68 of 68