


PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4
L7:	GND
L8:	Signal 5



Calistoga Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6		0=Moby Dick 1=Calistoga
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	Reserved	
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

History

U19----->71.945PM.B0U
U27----->71.ICH7M.C0U
CHECK NEW CARD p/n for BOM

ICS954305 Spread Spectrum Select

SS3	SS2	SS1	SS0	Spread Amount%
0	0	0	0	-0.5
0	0	0	1	-1.0
0	0	1	0	-1.5
0	0	1	1	-2.0
0	1	0	0	-0.75
0	1	0	1	-1.25
0	1	1	0	-1.75
0	1	1	1	-2.25
1	0	0	0	+/-0.25
1	0	0	1	+/-0.5
1	0	1	0	+/-0.75
1	0	1	1	+/-1.0
1	1	0	0	+/-0.25
1	1	0	1	+/-0.5
1	1	1	0	+/-0.75
1	1	1	1	+/-1.0

PCI Routing

	IDSEL	IRQ	REQ/GNT
R5C832	25		0

ICH7M Integrated Pull-up and Pull-down Resistors


ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]/GPO[17], GNT[6]/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ITP Debug Conn.



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size A3



Document Number

MB3




Rev SA

Date: Thursday, August 24, 2006




Sheet 2 of 44





IN (3D3V_S0)	EN (6218_PG00D)	OUT (VTT_PWRGD#)
H	L	H
X	H	H1 - Z






FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	266M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved










<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
GMCH (1 of 5)	
Size	Document Number
A3	MB3
Date: Thursday, August 24, 2006	Sheet 6 of 44
Rev	SA






CFG[2:0] : No internal pull-up or pull-down.
CFG[17:3] : Internal pull-up.
CFG[19:18] : Internal pull-down.


CFG[6] : 0=Moby Dick ,1=Calistoga (default)
CFG[11] : PSB 4X CLK ENABLE
0=Calistoga ,1=Reserved (default)

When Low choice
lower than 3.5K
0hm

When High 1K 0hm




POWER



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GMCH (4 of 5)	
Size	Document Number		Rev	
A3	MB3		SA	
Date:	Thursday, August 17, 2006		Sheet	9 of 44



NORMAL TYPE

NORMAL TYPE

High 9.2mm


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 Socket**


Size	Document Number	Rev
Custom	MB3	SA

Date: Thursday, August 24, 2006 Sheet 11 of 44

PARALLEL TERMINATION




Decoupling Capacitor



CRT I/F & CONNECTOR


Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift








TV OUT CONN

Layout Note:
Place this 2 resistors
close to the TV-out
connector



Place this 2 resistors
close to the TV-out
connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


CRT/TV Connector		
Size A3	Document Number	Rev
	MB3	SA
Date: Thursday, August 24, 2006	Sheet 13	of 44

LED / INVERTER INTERFACE

LCD/INV_CONN


MB3-SA

MDC





MB3-SA

20.F0763.040



Layout 40 mil



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD/Inverter Connector

Size Custom Document Number

MB3










Rev

SA


Date: Wednesday, October 18, 2006

Sheet 14 of 44


all page is for MB3-SA





Launch Board CNN




<Core Design>










SMBUS



Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance



A4	VSS[1]	VSS[98]	P28
A23	VSS[2]	VSS[99]	R1
B1	VSS[3]	VSS[100]	R11
B8	VSS[4]	VSS[101]	R12
B13	VSS[5]	VSS[102]	R13
B14	VSS[6]	VSS[103]	R14
B17	VSS[7]	VSS[104]	R15
B20	VSS[8]	VSS[105]	R16
B26	VSS[9]	VSS[106]	R17
B28	VSS[10]	VSS[107]	R18
C2	VSS[11]	VSS[108]	T12
C6	VSS[12]	VSS[109]	T13
C27	VSS[13]	VSS[110]	T14
D10	VSS[14]	VSS[111]	T15
D13	VSS[15]	VSS[112]	T16
D18	VSS[16]	VSS[113]	T17
D21	VSS[17]	VSS[114]	T18
E1	VSS[18]	VSS[115]	U12
E2	VSS[19]	VSS[116]	U13
F2	VSS[20]	VSS[117]	U14
F4	VSS[21]	VSS[118]	U15
F8	VSS[22]	VSS[119]	U16
F15	VSS[23]	VSS[120]	U17
F18	VSS[24]	VSS[121]	U24
F4	VSS[25]	VSS[122]	U25
F5	VSS[26]	VSS[123]	U26
F12	VSS[27]	VSS[124]	V2
F27	VSS[28]	VSS[125]	V12
F28	VSS[29]	VSS[126]	V13
G1	VSS[30]	VSS[127]	V15
G2	VSS[31]	VSS[128]	V24
G5	VSS[32]	VSS[129]	V27
G6	VSS[33]	VSS[130]	V28
G9	VSS[34]	VSS[131]	W6
G14	VSS[35]	VSS[132]	W24
G18	VSS[36]	VSS[133]	W25
G21	VSS[37]	VSS[134]	W26
G24	VSS[38]	VSS[135]	Y3
G25	VSS[39]	VSS[136]	Y24
G26	VSS[40]	VSS[137]	Y27
H3	VSS[41]	VSS[138]	Y28
H4	VSS[42]	VSS[139]	AA1
H5	VSS[43]	VSS[140]	AA24
H24	VSS[44]	VSS[141]	AA25
H27	VSS[45]	VSS[142]	AB4
H28	VSS[46]	VSS[143]	AB6
J1	VSS[47]	VSS[144]	AB11
J2	VSS[48]	VSS[145]	AB14
J5	VSS[49]	VSS[146]	AB16
J24	VSS[50]	VSS[147]	AB19
J25	VSS[51]	VSS[148]	AB21
K2	VSS[52]	VSS[149]	AB24
K27	VSS[53]	VSS[150]	AB27
K28	VSS[54]	VSS[151]	AB28
L13	VSS[55]	VSS[152]	AC2
L15	VSS[56]	VSS[153]	AC5
L24	VSS[57]	VSS[154]	AC11
L25	VSS[58]	VSS[155]	AD1
L26	VSS[59]	VSS[156]	AD3
M3	VSS[60]	VSS[157]	AD7
M4	VSS[61]	VSS[158]	AD8
M5	VSS[62]	VSS[159]	AD11
M12	VSS[63]	VSS[160]	AD15
M13	VSS[64]	VSS[161]	AD19
M14	VSS[65]	VSS[162]	AD23
M15	VSS[66]	VSS[163]	AE2
M16	VSS[67]	VSS[164]	AE4
M17	VSS[68]	VSS[165]	AE8
M24	VSS[69]	VSS[166]	AE13
M27	VSS[70]	VSS[167]	AE18
N1	VSS[71]	VSS[168]	AE21
N2	VSS[72]	VSS[169]	AE24
N5	VSS[73]	VSS[170]	AE25
N6	VSS[74]	VSS[171]	AF2
N5	VSS[75]	VSS[172]	AF4
N6	VSS[76]	VSS[173]	AF11
N11	VSS[77]	VSS[174]	AF17
N12	VSS[78]	VSS[175]	AF27
N13	VSS[79]	VSS[176]	AG1
N14	VSS[80]	VSS[177]	AG3
N15	VSS[81]	VSS[178]	AG7
N16	VSS[82]	VSS[179]	AG11
N17	VSS[83]	VSS[180]	AG14
N18	VSS[84]	VSS[181]	AG17
N24	VSS[85]	VSS[182]	AG20
N25	VSS[86]	VSS[183]	AG25
N26	VSS[87]	VSS[184]	AH1
P3	VSS[88]	VSS[185]	AH3
P4	VSS[89]	VSS[186]	AH12
P12	VSS[90]	VSS[187]	AH23
P13	VSS[91]	VSS[188]	AH27
P14	VSS[92]	VSS[189]	
P15	VSS[93]	VSS[190]	
P16	VSS[94]	VSS[191]	
P17	VSS[95]	VSS[192]	
P24	VSS[96]	VSS[193]	
P27	VSS[97]	VSS[194]	

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ICH7-M (4 of 4)


Size
A3

Document Number

MB3Rev
SA

Date: Thursday, August 24, 2006

Sheet 19 of 44




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal/Fan Controller		
Size	Document Number	Rev
Custom	MB3	SA
Date: Wednesday, October 18, 2006	Sheet 20 of 44	


SATA HD Connector






CD-ROM CONNECTOR



USB PORT







High limit under 2.5 mm








<Core Design>








Mini Card Connector 1





EEPROM LED OPTION USE '01'
(DEFINED IN SPEC)
=> LED0 : ACT
=> LED1 : LINK
(BOTH 10/100 AND GIGA CHIP)






Internal KeyBoard Connector


Internal KeyBoard Connector

Keyboard matrix (from vendor)


	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1



MB3-SA




MB3-SA




TOUCH PAD


Blue thumb




Close to BT1





FIXED MODE




MB3-SA



<Core Design>




TOP VIEW




(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD


Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46



MB3-SA



Run Power




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PWRPLANE&RESETLOGIC		
Size	Document Number	Rev
A3	MB3	SA
Date: Wednesday, October 18, 2006		
Sheet 32 of 44		

FAN5234 FOR VGA_Core



<Core Design>

緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA CORE 1V

Size
A3

Document Number


MB3


Rev

SA

Date: Wednesday, October 25, 2006

Sheet 33 of 44





Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm

Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm




$$V_{out}=1V \cdot (R1+R2) / R2$$

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.


Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.




$I_{ocp}=7.0*2=14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs1}=I_{ocp}*R_{ds,on}=238mV$
 $V_{ILIM}=V_{cs1}/0.1=2.38V$


$I_{ocp}=7.0*2=14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs2}=I_{ocp}*R_{ds,on}=28mV$
 $V_{ILIM2}=V_{cs2}/0.1=2.38V$



2D5V_S0
Iomax=300mA




0D9V
Iomax=1A




$$Vo = 0.8 * (1 + (R1/R2))$$

1D2V_S0
Iomax=3A








1D5V_S0
Iomax= 3 A
OCP=6A



Trace Length=3cm
Trace Width=5mils
Trace Resistance>80mohm




Trace Length=1cm (500mils)
Trace Width=8mils
Trace Resistance>25mohm



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			G72M (2 of 3)	
Size	Document Number	Rev		
A3	MB3	SA		
Date:	Wednesday, October 18, 2006	Sheet	39	of 44





1 means 1 pic, 0 means 2 pic

Bit Signal	Values
MI0B_D0:	RAM_CFG_0
MI0B_D1:	RAM_CFG_1
MI0B_D8:	RAM_CFG_2
MI0B_D9:	RAM_CFG_3
MI0B_D4:	PCI_DEVID_0
MI0B_D5:	PCI_DEVID_1
MI0B_D3:	PCI_DEVID_2
MI0B_D11:	PCI_DEVID_3
MI0A_D1:	SUB_VENDOR
MI0A_D0:	PEX_PLL_EN_TERM100
MI0A_D6:	3GIO_PADCFG_LUT_ADDR[0]
MI0A_D8:	3GIO_PADCFG_LUT_ADDR[1]
MI0A_D9:	3GIO_PADCFG_LUT_ADDR[2]




<Variant Name>






Adaptor in to generate DCBATOUT





BATTERY CONNECTOR




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BATT CONN		
Size	Document Number	Rev
A3	MB3	SE
Date:	Monday, October 02, 2006	Sheet 43 of 44




MB3 SA use34.49Q01.001



MB3 _PD 34.49U26.002

MB3_SC


MB3 SA use34.49U26.001







MB3 SA use34.4B312.001

all of the parts followed MB2.


check them later



MB3 SA



MB3 SA



MB3 SA

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		MISC	
Size	A3	Document Number	MB3
Date:	Tuesday, October 17, 2006	Sheet	44 of 44
		Rev	SA