


JV10-CS Block Diagram

Project code: 91.4GS01.001
PCB P/N : 48.4GS01.0SA
REVISION : 09918-1



SYSTEM DC/DC RT8223	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 42
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 43
SYSTEM DC/DC RT8209B	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 44
SYSTEM DC/DC RT9026	
INPUTS	OUTPUTS
5V_S5	DDR_VREF_S3 43
CPU DC/DC TPS51611	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 41
INTERISL CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 45

PCB STACKUP

TOP	_____
Power	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

JV10 CS

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Block Diagram	
Size A3	Document Number
JV10-CS	
Date: Friday, January 22, 2010	Sheet 1 of 50

PCH
Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	LAN
LANE2	MiniCard1


USB Table

Pair	Device
0	USB3
1	USB2
2	NC
3	MINICARD1
4	WECAM
5	NC
6	NC
7	NC
8	NC
9	USB1(HS)
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

Power Sequence



JV10 CS		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size A3	Document Number	Rev
JV10-CS		-1
Date: Friday, January 22, 2010	Sheet 2 of 50	


RFL1~4 將來EC 修正MGB1005G601EBP
料號申請中
68.00373.001




```
Normal Pin 15,18----3.3V/1.05V
Low Power Pin 15,18---1.5V/1.05V
Normal Pin 1,17,24---3.3V/1.05V
Low Power Pin 1,17,24---1.5V/1.05V
```

SAm
JV50 上1D05V
JV70 上3D3V

14.31818M HZ
CL=20pF±0.2pF



14.318 MHz



FSC	0	1
SPEED	133MHz (Default)	100MHz

JV10 CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

Clock Generator

Size

Document Number


Rev

JV10-CS

Date _____


Friday, January 22, 2010

Sheet 3 of 50



check list
1-k? pull-up to VTT and 1-k? pull-down to GND for POC.
1D05V_VTT

SAM JV50 JV70 接到 CPU Core PSI#



Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V

JV10 CS

緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU SFF 4 of 8(POWER/VTT)




Size Custom Document Number JV10-CS Rev -1

Date: Friday, January 22, 2010 Sheet 7 of 50



Sam


Processor package decoupling -
DO NOT connect to any power rail




POWER

CPU CORE SUPPLY


AUBURNDAL-1-GP-U3-NF




VCC_CORE




-1
modify C160 C161




-1
modify C167 C168



SB



SB




-1
modify C477 C479 C476 C473






JV10 CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


CPU SFF 6 of 8(CPUCORE)			
Title	CPU SFF 6 of 8(CPUCORE)		
Size	Document Number	JV10-CS	Rev
Custom			-1
Date: Friday, January 22, 2010		Sheet 9	of 50




Integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



If reserve 1.5/1.8V option for VCCVRM. Not Power plan change only.
Please refer figure2.HDA_SYNC will be strap to define VCCVRM is 1.5 or 1.8V source.
Means need have Pull high/low resistor to option,
P/H voltage base on HAD Link is 1.5V or 3.3V(Figure 3).



34 ACZ_SPKR <<<
34 ACZ_SDATAIN0 >>>




-1

37 PCH_SPI_CLK <<<
37 PCH_SPI_CS#0 <<<
37 PCH_SPI_MOSI <<<



SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"

RTC CONN





23.25218.001

Pin define 要換,確認connector part number





JV10 CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
PCH 1 of 9(SATA/RTC/HDA)	
Size	Document Number
A3	JV10-CS
Date:	Friday, January 22, 2010
Sheet	12 of 50
Rev	
-1	





PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



Change 4.7K
KBC_SCL1
KBC_SDA1

check list
100-MHz differential clock from PCH to processor.
Connect to PEG_CLK#/PEG_CLK pins of the processor
沒電阻




SB Hosonic 改12P
ITTI C349 12P,C350 15P

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.



Title PCH 2 of 9(PCIE/CLK/SMB)

Size A3 Document Number JV10-CS Rev -1


Date: Friday, January 22, 2010 Sheet 13 of 50




Delete PM_PWRBTN# pull high



All_PWRGD modify 51123_PGOOD from 3V/5V power



Add RTC Data lose function
DY D2



JV10 CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PCH 3 of 9(DMI/FDI)	
Size Custom	Document Number JV10-CS
Date: Friday, January 22, 2010	Rev -1
Sheet 14 of 50	1

SB



4 OF 10

SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP
SDVO_CTRLCLK
SDVO_CTRLDATA
DDPB_AUXN
DDPB_AUXP
DDPB_HPD
DDPB_0N
DDPB_0P
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P
DDPC_CTRLCLK
DDPC_CTRLDATA
DDPC_AUXN
DDPC_AUXP
DDPC_HPD
DDPC_0N
DDPC_0P
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P
DDPD_CTRLCLK
DDPD_CTRLDATA
DDPD_AUXN
DDPD_AUXP
DDPD_HPD
DDPD_0N
DDPD_0P
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P

B146
BG46
B148
BG48
BE45
BH45
T51
T53
PCH_HDMI_CLK_25
PCH_HDMI_DATA_25
BG44
B144
AU38
PCH_HDMI_DETECT_25
BD42
BC42
BG42
BB40
BA40
AW38
BA38
C363
C362
C365
C364
C353
C354
C355
C368
Y49
AB49
BE44
BD44
AV40
BE40
BD40
BE41
BH41
BD38
BB36
BA36
U50
U52
BC46
BD46
AT38
B140
BC40
B136
BG38
BE37
BH37
BE36
BD36

JV10 CS





緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title	PCH 4 of 9(LVDS/CRT/DP)
-------	--------------------------------

Size Custom	Document Number JV10-CS	Rev -1
----------------	-----------------------------------	------------------

Date: Friday, January 22, 2010 Sheet 15 of 50




These pins are left as NC, because the function is disable.

These pins are left as NC, because the function is disable.

USB Table

Pair	Device
0	USB3
1	USB2
2	NC
3	MINICARD1
4	NECAM
5	NC
6	NC
7	NC
8	3G
9	USB1(HS)
10	NC
11	Blue Tooth
12	MINIC2(3G)
13	Cardreader

SB Modify SIV USB report





JV10 CS




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH 5 of 9(PCI/USB)			
Size A3	Document Number	JV10-CS	
Date: Friday, January 22, 2010	Sheet	16	of 50

Rev -1

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.





VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.


JV10 CS


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH 7 of 9(PWR/VCORE/LVDS)

Size Custom Document Number JV10-CS Rev -1


Date: Friday, January 22, 2010 Sheet 18 of 50






Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30


 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Layout Note : Near Pin 126




Layout Note : Near Pin 1





Layout Note:
 Place these Caps near
 SO-DIMMA.

JV10 CS


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.	
Title	DDR3 SODIMM1
Size Custom	Document Number JV10-CS
Date: Friday, January 22, 2010	Sheet 21 of 50





CCD Pin	
Pin	Symbol
1	CCD_PW
2	USB-
3	USB+
4	GND
5	NC

D MIC Pin	
Pin	Symbol
1	DMIC_DAT
2	3D3V_S0_DMIC
3	DMIC_CLK
4	GND



JV10 CS

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	LCD CCD CONN
-------	--------------

Size Custom	Document Number JV10-CS
----------------	-----------------------------------

Rev	-1
-----	----

Date: Friday, January 22, 2010


Sheet 23 of 50





Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR



JV10 CS





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT conn	
Size	Document Number	JV10-CS	
A3		Rev	
		-1	
Date:	Friday, January 22, 2010	Sheet	24 of 50



HDMI CONNECTOR

HDMI1
SKT-HDMI19P-20-GP-U
22.10296.051

- Pin 1 TMDS Data2+
- Pin 2 TMDS Data2 Shield
- Pin 3 TMDS Data2-
- Pin 4 TMDS Data1+
- Pin 5 TMDS Data1 Shield
- Pin 6 TMDS Data1-
- Pin 7 TMDS Data0+
- Pin 8 TMDS Data0 Shield
- Pin 9 TMDS Data0-
- Pin 10 TMDS Clock+
- Pin 11 TMDS Clock Shield
- Pin 12 TMDS Clock-
- Pin 13 CEC
- Pin 14 Reserved (N.C. on device)
- Pin 15 SCL
- Pin 16 SDA
- Pin 17 DDC/CEC Ground
- Pin 18 +5 V Power (max 50 mA)
- Pin 19 Hot Plug Detect



HDMI in : Hi
HDMI out : Low



JV10 CS


緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title			HDMI conn		
Size	Document Number	JV10-CS			Rev
Custom					-1
Date:	Friday, January 22, 2010	Sheet	25	of	50

For T8 thermal diode




C298& C295 CLOSE to G795

For System thermal diode




Default PWM Control

SB




$$T8=90C$$

$$THERM_SET = [(Tset-72) \times 0.02+0.34] \times VCC$$



CPU Fan Connector

PWM FOR EC



PWM FAN

LINEAR FAN

PIN1 PWM
PIN2 GND
PIN3 FG
PIN4 VCC


PIN1 NC
PIN2 GND
PIN3 FG
PIN4 VCC

JV10 CS


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal/Fan Conn		
Size	Document Number	Rev
A3	JV10-CS	-1
Date: Friday, January 22, 2010		
Sheet 26 of 50		

Power Button



Power Button LED (BLUE/ORANGE)



To USBCN1 Connector


38 STDBY_LED#_R
38 FRONT_PWRLED#_R

From KBC

Delete ALL LED OFF

ALL LED OFF GPIO14 change WLAN_LED
WLAN_LED GPIO81 change WLAN_TEST_LED

From module




By Module (LED Flash)
WLAN_LED_OFF# High


LED Always On
WLAN_LED_OFF# Low
WLAN_TEST_LED High

Factory test use
WLAN_TEST_LED High


HDD LED (BLUE)




CAP LED (BLUE)




NUM LED (BLUE)



From module




for factory test



JV10 CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED	
Size Custom	Document Number JV10-CS
Date: Friday, January 22, 2010	Sheet 27 of 50
Rev -1	

SATA Connector



JV10 CS

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size

A4

Document Number

JV10-CS




Rev

-1

Date: Friday, January 22, 2010

Sheet 28 of 50

USB MODULE



JV10 CS










緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB Port			
Size A4	Document Number JV10-CS		Rev -1
Date: Friday, January 22, 2010		Sheet 29 of	50

SB
與 ALPS Co-Layout



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title				CARDREADER			
Size A4	Document Number					Rev	
	JV10-CS					-1	
Date:	Friday, January 22, 2010			Sheet	30	of	50



JV10 CS


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

GIGA Lan Transformer





LED COLOR
B1(+), B2(-)::GREEN
A1(+), A2(-)::YELLOW
Green(A3), behavior is the same for 10/100/1000 bits
Yellow(B2), when LAN is transferring data.

Mini Card Connector(3G)




Place near MINI1




```
prevent 3G card hot plug
```

Place near MINIC2




SIM Card



JV10 CS

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title MINI Conn	
Size Custom	Document Number JV10-CS
Date: Friday, January 22, 2010	Sheet 33 of 50
Rev -1	




JV10 CS


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Audio ALC271X			
Size	Document Number	Rev	
Custom	JV10-CS	-1	
Date:	Friday, January 22, 2010	Sheet	34 of 50



LINE OUT




Active Low
























































MIC IN




Internal Speaker






Internal KeyBoard Connector



-1 Change 掀蓋式下接觸

change 上件

SB add U43 For BIOS data lose




FOR KBC DEBUG




JV10 CS

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		KBC NPCE781B	
Size	Document Number	JV10-CS	
Custom		Rev -1	
Date:	Friday, January 22, 2010	Sheet	36 of 50


EC BIOS Flash ROM 128KB



System BIOS Flash ROM 4MB





GOLDEN FINGER FOR DEBUG BOARD



JV10 CS

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		BIOS	
Size Custom	Document Number		Rev
	JV10-CS		-1
Date:	Friday, January 22, 2010	Sheet	37 of 50


BLUETOOTH Connector




TOUCH PAD Connector

-1 Pin SWAP

Change 抽屜上接觸 異面




Cover Up Switch



-1 Change 抽屜上接觸

USB Connector



JV10 CS

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CONNECTOR

Size

Document Number

JV10-CS


Rev

-1

Date: Friday, January 22, 2010

Sheet 38 of 50

Run Power



JV10 CS

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RUN and AUX POWER

Size

Document Number

JV10-CS


Rev

-1


Date: Friday, January 22, 2010

Sheet 39 of 50


TPS51611 VCC_CORE




RT8223 5V/3D3V_S5




RT9026 DDR_VREF_S3




RT9025 1D8V_S0




RT8209E 1D5V_S3




Charger ISL88731A




Adapter




RT8209B 1D05V





JV10 CS



-1
Intel support POC (power on current).











Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



JV10 CS

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number

JV10-CS


Rev

-1


Date: Friday, January 22, 2010

Sheet 47 of 50



MB HOLE




SPRING




MINI CARD BOSS

HALF MINI CARD**FULL MINI CARD**


CPU PCH BOSS ***(BTN Side)***




For RF power point Page 26




For RF power point Page 12





For RF power point Page 4




For RF power point Page 17




For RF power point Page 13




PCH SMBus Block Diagram



KBC SMBus Block Diagram



Check test point



SJM80 Schematic EC Tracking Record LAB 0325 , 2009
EC #/ Page / Description / Part Affected

- EC SB11/04 add Intel support POC Function(power on current).
- EC SB11/04 SWAP Touch Pad Pin define
- EC SB11/04 R230 add 1K
- EC SB11/04 change LOUT1 part number
- EC SB11/11 SWAP Digital Mic DATA/CLK Pin define
- EC SB11/11 Delete 3G_BTN#,Wireless_BTN#, function
- EC SB11/11 add Cover switch to MB
- EC SB11/11 add RN72 22ohm for Mic in
- EC SB11/16 change U40 1D8V_S0 power solution
- EC SB11/19 modify all LED off Function
- EC SB11/19 change HDD Connector Type
- EC SB11/19 Close Powert team Gap
- EC PD 01/11 modify keyborad connector KB1
- EC PD 01/11 modify USB Touch pad connector TPCN1 USBCN1
- EC PD 01/11 add 3G module LED Function
- EC PD 01/11 EMI add EC54, EC55, EC59, EC60, EC61, EC63, C37
- EC PD 01/11 TPCN1 SWAP Pin define

JV10 CS

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
TitleModify History		
SizeA3	Document NumberJV10-CS	Rev-1
Date: Friday, January 22, 2010	Sheet50	of50