



JV71-TR Block Diagram

Project code: 91.4FP01.001
PCB P/N : 48.4FP02.0SB
REVISION : 09243-SB




UMA





UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB/PCIE Routing			
Size	Document Number		Rev
A3	JV71-TR		SA
Date: Monday, July 06, 2009	Sheet	2	of 61




UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU HT LINK I/F (1/4)		
Size	Document Number	Rev
A3	JV71-TR	SA
Date:	Monday, July 06, 2009	Sheet 4 of 61



SKT-CPU638P-GP-U2

62.10055.111



SKT-CPU638P-GP-U2

62.10055.111

ACPU1C	MEM/DATA	C11	MEM/DATA
16 MEM_MA_DATA0	MA_DATA0	MB_DATA0	MEM_MB_DATA0 17
16 MEM_MA_DATA1	MA_DATA1	MB_DATA1	MEM_MB_DATA1 17
16 MEM_MA_DATA2	MA_DATA2	MB_DATA2	MEM_MB_DATA2 17
16 MEM_MA_DATA3	MA_DATA3	MB_DATA3	MEM_MB_DATA3 17
16 MEM_MA_DATA4	MA_DATA4	MB_DATA4	MEM_MB_DATA4 17
16 MEM_MA_DATA5	MA_DATA5	MB_DATA5	MEM_MB_DATA5 17
16 MEM_MA_DATA6	MA_DATA6	MB_DATA6	MEM_MB_DATA6 17
16 MEM_MA_DATA7	MA_DATA7	MB_DATA7	MEM_MB_DATA7 17
16 MEM_MA_DATA8	MA_DATA8	MB_DATA8	MEM_MB_DATA8 17
16 MEM_MA_DATA9	MA_DATA9	MB_DATA9	MEM_MB_DATA9 17
16 MEM_MA_DATA10	MA_DATA10	MB_DATA10	MEM_MB_DATA10 17
16 MEM_MA_DATA11	MA_DATA11	MB_DATA11	MEM_MB_DATA11 17
16 MEM_MA_DATA12	MA_DATA12	MB_DATA12	MEM_MB_DATA12 17
16 MEM_MA_DATA13	MA_DATA13	MB_DATA13	MEM_MB_DATA13 17
16 MEM_MA_DATA14	MA_DATA14	MB_DATA14	MEM_MB_DATA14 17
16 MEM_MA_DATA15	MA_DATA15	MB_DATA15	MEM_MB_DATA15 17
16 MEM_MA_DATA16	MA_DATA16	MB_DATA16	MEM_MB_DATA16 17
16 MEM_MA_DATA17	MA_DATA17	MB_DATA17	MEM_MB_DATA17 17
16 MEM_MA_DATA18	MA_DATA18	MB_DATA18	MEM_MB_DATA18 17
16 MEM_MA_DATA19	MA_DATA19	MB_DATA19	MEM_MB_DATA19 17
16 MEM_MA_DATA20	MA_DATA20	MB_DATA20	MEM_MB_DATA20 17
16 MEM_MA_DATA21	MA_DATA21	MB_DATA21	MEM_MB_DATA21 17
16 MEM_MA_DATA22	MA_DATA22	MB_DATA22	MEM_MB_DATA22 17
16 MEM_MA_DATA23	MA_DATA23	MB_DATA23	MEM_MB_DATA23 17
16 MEM_MA_DATA24	MA_DATA24	MB_DATA24	MEM_MB_DATA24 17
16 MEM_MA_DATA25	MA_DATA25	MB_DATA25	MEM_MB_DATA25 17
16 MEM_MA_DATA26	MA_DATA26	MB_DATA26	MEM_MB_DATA26 17
16 MEM_MA_DATA27	MA_DATA27	MB_DATA27	MEM_MB_DATA27 17
16 MEM_MA_DATA28	MA_DATA28	MB_DATA28	MEM_MB_DATA28 17
16 MEM_MA_DATA29	MA_DATA29	MB_DATA29	MEM_MB_DATA29 17
16 MEM_MA_DATA30	MA_DATA30	MB_DATA30	MEM_MB_DATA30 17
16 MEM_MA_DATA31	MA_DATA31	MB_DATA31	MEM_MB_DATA31 17
16 MEM_MA_DATA32	MA_DATA32	MB_DATA32	MEM_MB_DATA32 17
16 MEM_MA_DATA33	MA_DATA33	MB_DATA33	MEM_MB_DATA33 17
16 MEM_MA_DATA34	MA_DATA34	MB_DATA34	MEM_MB_DATA34 17
16 MEM_MA_DATA35	MA_DATA35	MB_DATA35	MEM_MB_DATA35 17
16 MEM_MA_DATA36	MA_DATA36	MB_DATA36	MEM_MB_DATA36 17
16 MEM_MA_DATA37	MA_DATA37	MB_DATA37	MEM_MB_DATA37 17
16 MEM_MA_DATA38	MA_DATA38	MB_DATA38	MEM_MB_DATA38 17
16 MEM_MA_DATA39	MA_DATA39	MB_DATA39	MEM_MB_DATA39 17
16 MEM_MA_DATA40	MA_DATA40	MB_DATA40	MEM_MB_DATA40 17
16 MEM_MA_DATA41	MA_DATA41	MB_DATA41	MEM_MB_DATA41 17
16 MEM_MA_DATA42	MA_DATA42	MB_DATA42	MEM_MB_DATA42 17
16 MEM_MA_DATA43	MA_DATA43	MB_DATA43	MEM_MB_DATA43 17
16 MEM_MA_DATA44	MA_DATA44	MB_DATA44	MEM_MB_DATA44 17
16 MEM_MA_DATA45	MA_DATA45	MB_DATA45	MEM_MB_DATA45 17
16 MEM_MA_DATA46	MA_DATA46	MB_DATA46	MEM_MB_DATA46 17
16 MEM_MA_DATA47	MA_DATA47	MB_DATA47	MEM_MB_DATA47 17
16 MEM_MA_DATA48	MA_DATA48	MB_DATA48	MEM_MB_DATA48 17
16 MEM_MA_DATA49	MA_DATA49	MB_DATA49	MEM_MB_DATA49 17
16 MEM_MA_DATA50	MA_DATA50	MB_DATA50	MEM_MB_DATA50 17
16 MEM_MA_DATA51	MA_DATA51	MB_DATA51	MEM_MB_DATA51 17
16 MEM_MA_DATA52	MA_DATA52	MB_DATA52	MEM_MB_DATA52 17
16 MEM_MA_DATA53	MA_DATA53	MB_DATA53	MEM_MB_DATA53 17
16 MEM_MA_DATA54	MA_DATA54	MB_DATA54	MEM_MB_DATA54 17
16 MEM_MA_DATA55	MA_DATA55	MB_DATA55	MEM_MB_DATA55 17
16 MEM_MA_DATA56	MA_DATA56	MB_DATA56	MEM_MB_DATA56 17
16 MEM_MA_DATA57	MA_DATA57	MB_DATA57	MEM_MB_DATA57 17
16 MEM_MA_DATA58	MA_DATA58	MB_DATA58	MEM_MB_DATA58 17
16 MEM_MA_DATA59	MA_DATA59	MB_DATA59	MEM_MB_DATA59 17
16 MEM_MA_DATA60	MA_DATA60	MB_DATA60	MEM_MB_DATA60 17
16 MEM_MA_DATA61	MA_DATA61	MB_DATA61	MEM_MB_DATA61 17
16 MEM_MA_DATA62	MA_DATA62	MB_DATA62	MEM_MB_DATA62 17
16 MEM_MA_DATA63	MA_DATA63	MB_DATA63	MEM_MB_DATA63 17
16 MEM_MA_DM0	MA_DM0	MB_DM0	MEM_MB_DM0 17
16 MEM_MA_DM1	MA_DM1	MB_DM1	MEM_MB_DM1 17
16 MEM_MA_DM2	MA_DM2	MB_DM2	MEM_MB_DM2 17
16 MEM_MA_DM3	MA_DM3	MB_DM3	MEM_MB_DM3 17
16 MEM_MA_DM4	MA_DM4	MB_DM4	MEM_MB_DM4 17
16 MEM_MA_DM5	MA_DM5	MB_DM5	MEM_MB_DM5 17
16 MEM_MA_DM6	MA_DM6	MB_DM6	MEM_MB_DM6 17
16 MEM_MA_DM7	MA_DM7	MB_DM7	MEM_MB_DM7 17
16 MEM_MA_DQS0_P	MA_DQS0_P	MB_DQS0_P	MEM_MB_DQS0_P 17
16 MEM_MA_DQS0_N	MA_DQS0_N	MB_DQS0_N	MEM_MB_DQS0_N 17
16 MEM_MA_DQS1_P	MA_DQS1_P	MB_DQS1_P	MEM_MB_DQS1_P 17
16 MEM_MA_DQS1_N	MA_DQS1_N	MB_DQS1_N	MEM_MB_DQS1_N 17
16 MEM_MA_DQS2_P	MA_DQS2_P	MB_DQS2_P	MEM_MB_DQS2_P 17
16 MEM_MA_DQS2_N	MA_DQS2_N	MB_DQS2_N	MEM_MB_DQS2_N 17
16 MEM_MA_DQS3_P	MA_DQS3_P	MB_DQS3_P	MEM_MB_DQS3_P 17
16 MEM_MA_DQS3_N	MA_DQS3_N	MB_DQS3_N	MEM_MB_DQS3_N 17
16 MEM_MA_DQS4_P	MA_DQS4_P	MB_DQS4_P	MEM_MB_DQS4_P 17
16 MEM_MA_DQS4_N	MA_DQS4_N	MB_DQS4_N	MEM_MB_DQS4_N 17
16 MEM_MA_DQS5_P	MA_DQS5_P	MB_DQS5_P	MEM_MB_DQS5_P 17
16 MEM_MA_DQS5_N	MA_DQS5_N	MB_DQS5_N	MEM_MB_DQS5_N 17
16 MEM_MA_DQS6_P	MA_DQS6_P	MB_DQS6_P	MEM_MB_DQS6_P 17
16 MEM_MA_DQS6_N	MA_DQS6_N	MB_DQS6_N	MEM_MB_DQS6_N 17
16 MEM_MA_DQS7_P	MA_DQS7_P	MB_DQS7_P	MEM_MB_DQS7_P 17
16 MEM_MA_DQS7_N	MA_DQS7_N	MB_DQS7_N	MEM_MB_DQS7_N 17

SKT-CPU638P-GP-U2

62.10055.111

UMA

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3


Document Number


Rev SA


Date: Monday, July 06, 2009





Sheet 5 of 61

CPU exceeds to 125°C














Close to SB700



TO STRAPS



Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

USB	
Pair	Device
11	CardReader
10	WEBCAM
9	NC
8	USB2
7	USBCN1
6	USB1
5	Bluetooth
4	NC
3	Fringier print
2	NC
1	MINIC1
0	USB3

OCP1#

OCP0#


Strap Pin / define to use LPC or SPI ROM

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Rev	
ATi-SB710 USB&GPIO (2/5)		SA	
Size	Document Number	JV71-TR	
A3		Sheet 12 of 61	
Date: Monday, July 06, 2009			

PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700



SB700

Part 2 of 5

SERIAL ATA






SATA PWR

HW MONITOR

ATA 66/100/133

SPI ROM

HW MONITOR



AVDD

AVSS

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP


GP

GP


GP

GP


GP



Dummy CKG select



2009/04/09 ALL DY






Layout connect to Cap then GND

UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
ATI-SB710 SATA-IDE (3/5)				
Size	Document Number			Rev
A3	JV71-TR			S
Date:	Monday, July 06, 2009	Sheet	13 of	61



REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS

TPAD14-GP	TP137	PCI_AD23	11
TPAD14-GP	TP136	PCI_AD24	11
TPAD14-GP	TP195	PCI_AD25	11
TPAD14-GP	TP135	PCI_AD26	11
TPAD14-GP	TP134	PCI_AD27	11
TPAD14-GP	TP133	PCI_AD28	11
TPAD14-GP	TP130	PCI_AD29	11
TPAD14-GP	TP129	PCI_AD30	11

	PCI_CLK2	PCI_CLK3	CLK_PCI_L0M CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ATI-SB710 STRAPPING (5/5)

Size

Document Number

A3


JV71-TR

Date: Monday, July 06, 2009

Sheet 15 of 61


Rev

SA




(A0)

NORMAL TYPE





DDR_VREF



Place C2.2uF and 0.1uF <
500mils from DDR connector

LOW 5.2 mm




Place C2.2uF and 0.1uF <
500mils from DDR connector

SKT-SODIMM200-37GP
62.10017.E21
2ND = 62.10017.A51
3RD = 62.10017.G71


HI 9.2mm

NORMAL TYPE




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION







UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size	Document Number	Rev
A3	JV71-TR	SB
Date:	Monday, July 06, 2009	Sheet 18 of 61

LCD/INVERTER/CCD CONN





for TR




Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND



緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




R489 PU & TR-DIS-->150R
TR-UMA & TR-MUX-->140R



Layout Note:
Place these resistors
close to the CRT-out
connector

Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR





DDC_CLK & DATA level shift





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size	Document Number	Rev
	JV71-TR	SB
Date: Monday, July 06, 2009	Sheet 20 of 61	

SATA Connector




SATA ODD Connector










BLUETOOTH MODULE

1.5A / High Active Voltage 2V




UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BLUETOOTH			
Size	Document Number		Rev
	JV71-TR		SA
Date:	Monday, July 06, 2009	Sheet	24 of 61





UMA	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB	
Size	Document Number
JV71-TR	
Date: Monday, July 06, 2009	Sheet 25 of 61
Rev SA	



LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



GIGA Lan Transformer



DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10(+) 9(-)::GREEN
10(+) 11(-)::ORANGE


LAN Connector





Internal Speaker

29 SPKR_L- <<< SPKR_L-
29 SPKR_L+ <<< SPKR_L+
29 SPKR_R- <<< SPKR_R-
29 SPKR_R+ <<< SPKR_R+


SPKR_L- 1 TE14P-GP TP5
SPKR_L+ 1 TE14P-GP TP6
SPKR_R- 1 TE14P-GP TP18
SPKR_R+ 1 AFTE14P-GP TP19




INT MIC




LINE IN





MIC IN





LINE OUT




MDC 1.5 CONN




Mini Card Connector(WLAN)



Place near MINI1





3D3V_AUX_S5 3D3V_S0
EC36 SC0U16V2Z-2GP
BAT SCL BAT SDA
RN39 SRN4K7J-10-GP
SMBC Therm
SMBD Therm
11.36 LPC_LAD[0..3] <<< LPC_LAD[0..3]
2009/07/01 PD Change to 390 for reset

9.11.26 PLT_RST1# >>> 1 R95 390R2J-1-GP
PLT_RST1# 1
C232 SC100P50V2JN-3GP
11.15 PCLK_KBC >>> 1 R109 0R2J-2-GP
PCLK_KBC RC
C285 1 SC4D7P50V2CN-1GP
11.36 LPC_LFRAME# >>> 1 R95 390R2J-1-GP
11.36 LPC_LAD0 >>> 1 R95 390R2J-1-GP
11.36 LPC_LAD1 >>> 1 R95 390R2J-1-GP
11.36 LPC_LAD2 >>> 1 R95 390R2J-1-GP
11.36 LPC_LAD3 >>> 1 R95 390R2J-1-GP
11 INT_SERIRQ >>> 1 R95 390R2J-1-GP
PM_CLKRUN# >>> 1 R95 390R2J-1-GP
KBRCS# >>> 1 R95 390R2J-1-GP
KA20GATE >>> 1 R95 390R2J-1-GP
9.53 BLON_IN >>> 1 R95 390R2J-1-GP


THERMAL-----> 34.53 SMBD_Therm >>> 1 R95 390R2J-1-GP
34.53 SMBD_Therm >>> 1 R95 390R2J-1-GP
BATTERY-----> 49.50 BAT_SDA >>> 1 R95 390R2J-1-GP
49.50 BAT_SCL >>> 1 R95 390R2J-1-GP

3D3V_S0 R112 10KR2J-3-GP
E51 RxD
R111 10KR2J-3-GP
E51 TxD
RN88 4 E51 TxD
4 E51 DBC_EN
SRN10KJ-5-GP
38 NUM_LED >>> 1 R95 390R2J-1-GP
24 BLUETOOTH_EN >>> 1 R95 390R2J-1-GP
19 DBC_EN >>> 1 R95 390R2J-1-GP
33 WIRELESS_EN >>> 1 R95 390R2J-1-GP
40 WLAN_TEST_LED >>> 1 R95 390R2J-1-GP


33 E51_TxD >>> 1 R95 390R2J-1-GP
33 E51_RxD >>> 1 R95 390R2J-1-GP
TPAD14-GP TP110
40 DC_BATFULL >>> 1 R95 390R2J-1-GP
19 LCD_CB_SEL >>> 1 R95 390R2J-1-GP
34.51 SS_ENABLE >>> 1 R95 390R2J-1-GP
GPIO034 and GPIO046 swap
VCORF 44

SCD1U16V2Z-2GP
C146
VCORF
WPC773LA0DG-GP
71.00773.00G
KB1
KCOL0 1
KCOL1 2
KCOL2 3
KCOL3 4
KCOL4 5
KCOL5 6
KCOL6 7
KCOL7 8
KCOL8 9
KCOL9 10
KCOL10 11
KCOL11 12
KCOL12 13
KCOL13 14
KCOL14 15
KCOL15 16
KCOL16 17
KCOL17 18
KROW0 19
KROW1 20
KROW2 21
KROW3 22
KROW4 23
KROW5 24
KROW6 25
KROW7 26
PTM19 CON26-4-GP
20.K0382.026
2ND = 20.K0320.026


Internal KeyBoard Connector




2009/04/20 ADD By John



for TR





PlanarID
(1,0)
SA: 0,0
SB: 0,1
1: 1,0
2: 1,1





UMA			
緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
KBC WPC773			
Size	Document Number	Rev	
A3	JV71-TR	SB	
Date:	Monday, July 06, 2009	Sheet	35 of 61

TOUCH PAD




Finger printer

2009/05/26 SB Change to 5D5V



2009/04/17 For EMI By John



2009/04/21 For EMI By John

UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch PAD/Finger printer

Size

Document Number

Rev

A3



JV71-TR

SB


Date: Monday, July 06, 2009

Sheet 37 of 61


2009/04/16 Change By John



2009/07/06 PD change to 300Ω





2009/04/16 Change By John



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
LAUNCH BOARD				
Size	Document Number			Rev
A3	JV71-TR			SB
Date: Monday, July 06, 2009		Sheet 38	of	61

Cover Up Switch



3D3V_S0

RN4

1 2 3 4 5 6 7 8


WIRELESS BTN#

BT BTN#


BECKUP#

TP_LOCK_BTN# 35

SRN10KJ-6-GP



T/P lock Button



BT SW1






BT BTN# 1


SW-TACT-5P

5V


62.40009.A61
2ND = 62.40009.B21

2009/05/23 SB Change







Adapter




CPU_CORE ISL6265HRTZ




1D2V LDO G9161




2D5V LDO R9161




DCDC 5V/3D3V(RT8205A)




DCDC 1D8V(RT8209B)




0D9V LDO RT9026




1D5V LDO G9571




DCDC 1D2V(TPS51124)



DCDC 1D1V(TPS51124)




CHARGER MAX8731




UMA


Aux Power 3D3V_AUX_S5





Run Power



for TR



for TR



2009/04/21 ADD By John

R509, R342 -10MΩ


C865 -22pF


C675 -1000pF


For VGA sequence issue

UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
RUN AND AUX POWER	
Size	Document Number
A3	JV71-TR
Date: Monday, July 06, 2009	Sheet 43 of 61
Rev	SA








79.10712.L02
2ND = 79.10112.3JL



79.10712.L02
2ND = 79.10112.3JL


$$V_{trip}(mV) = R_{trip}(Kohm) * I_{0}(uA)$$

$$I_{ocp} = (V_{trip}/R_{ds(on)}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$




	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode



2009/06/4 WAYNE
Close to VFB Pin (pin5)

2009/03/27 WAYNE
C623 change to 1u10v for ESL








2009/06/4 WAYNE
C682 change to 1u10v for ESL

UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.










Title			
TPS51124 1D1V 1D2V			
Size	Document Number		Rev
A3	JV71-TR		S
Date: Monday, July 06, 2009		Sheet 46 of	61





BATA_SDA_1	1	TE14P-GP	TP9
BATA_SCL_1	1	TE14P-GP	TP10
BAT_IN#_1	1	TE14P-GP	TP11
BT+	1	TE14P-GP	TP13
BT+	1	AFTE14P-GP	TP12





Check test point

3D3V_S0O	TP233	TPAD14-GP
3D3V_AUX_S5	TP232	TPAD14-GP
3D3V_S5O	TP231	TPAD14-GP
5V_S5	TP230	TPAD14-GP
12.35 PM_PWRBTN#	TP229	TPAD14-GP
6.11 CPU_PWRGD	TP228	TPAD14-GP
34,35 S5_ENABLE	TP227	TPAD14-GP
6.11 CPU_LDT_RST#	TP226	TPAD14-GP

Test Point放在Dimm Door打開可量測處

SA

SB

-1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number **JV71-TR** Rev **SB**



Date: Friday, July 10, 2009 Sheet 51 of 61

8 PEG_TXP[15..0] << PEG_TXP[15..0]
8 PEG_TXN[15..0] << PEG_TXN[15..0]

PEG_TXP0	AA38	PCIE_RX0P
PEG_TXN0	Y37	PCIE_RX0N
PEG_TXP1	Y35	PCIE_RX1P
PEG_TXN1	W36	PCIE_RX1N
PEG_TXP2	W38	PCIE_RX2P
PEG_TXN2	V37	PCIE_RX2N
PEG_TXP3	V35	PCIE_RX3P
PEG_TXN3	U36	PCIE_RX3N
PEG_TXP4	U38	PCIE_RX4P
PEG_TXN4	T37	PCIE_RX4N
PEG_TXP5	T35	PCIE_RX5P
PEG_TXN5	R36	PCIE_RX5N
PEG_TXP6	R38	PCIE_RX6P
PEG_TXN6	P37	PCIE_RX6N
PEG_TXP7	P35	PCIE_RX7P
PEG_TXN7	N36	PCIE_RX7N
PEG_TXP8	N38	PCIE_RX8P
PEG_TXN8	M37	PCIE_RX8N
PEG_TXP9	M35	PCIE_RX9P
PEG_TXN9	L36	PCIE_RX9N
PEG_TXP10	L38	PCIE_RX10P
PEG_TXN10	K37	PCIE_RX10N
PEG_TXP11	K35	PCIE_RX11P
PEG_TXN11	J36	PCIE_RX11N
PEG_TXP12	J38	PCIE_RX12P
PEG_TXN12	H37	PCIE_RX12N
PEG_TXP13	H35	PCIE_RX13P
PEG_TXN13	G36	PCIE_RX13N
PEG_TXP14	G38	PCIE_RX14P
PEG_TXN14	F37	PCIE_RX14N
PEG_TXP15	F35	PCIE_RX15P
PEG_TXN15	E36	PCIE_RX15N


3 CLK_PCIE_PEG >> AB35
3 CLK_PCIE_PEG# >> AA36

2009/07//01 PD Change to 200 for reset



Change to 71.M92M2.M02


for TR



8 PEG_RXP[15..0] << PEG_RXP[15..0]
8 PEG_RXN[15..0] << PEG_RXN[15..0]

UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title M92 PCIE		
Size A3	Document Number JV71-TR	Rev SB
Date: Monday, July 06, 2009	Sheet 52 of 61	



30V_M92

19 LCD_EDID_CLK <<<

19 LCD_EDID_DAT <<<

DIS

R75

10KR2J-3-GP

9.35

Thermal int

BLON_IN <<<

1 R1







OR0402


for TR

VREFG VOLTAGE DIVIDER IS
(VREFG = VDDR4_5(1.8V) / 3 = 0.6V)


3 CLK_27M_M92 <<< R212 2

For Thermal sensor








[illegible]


STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA(23:26) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.






STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
TX_PWR5_ENB (Internal PD)	GPIO0	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enabled 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMS0	GPIO8	BIF_CLK_PM_EN Serial ROM OutPut from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
PWRCNTL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 303V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERICC		0

DDR3







1D5V_S0
Iomax=3.16A
OCP>6A

