

Discrete/UMA /Muxless Schematics Document

AMD LIANO CPU FS1

AMD GPU Manhattan(Park/Madison M2)

and Vancouver(Seymour/Whistler M2)

<Variant Name>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A4	Document Number JE40-SB		Rev SB
Date: Friday, March 25, 2011	Sheet	1	of 102

JE40-SB Block Diagram

JE40-SB Project code: 91.4PQ01.001

SJV40_SBM Project code:

SJV40_SBP Project code:



SYSTEM DC/DC	
RT8239	41
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5.5A) 3D3V_S5 (5A)

SYSTEM DC/DC	
RT8207	44
5V_S5	1D5V_S3 (15A)
RT8207	44
5V_S5	0D75_S0 (1.2A)

SYSTEM DC/DC	
RT8238	46
INPUTS	OUTPUTS
5V_S5	1D1V_S5 (1.4A)
RT8238	45
5V_S5	1D2V_S0 (5.2A)

RT9025	
93	
3D3V_S5	1D8V_VGA_S0
1D5V_S3	1V_VGA_S0
RT9025	48
3D3V_S0	2D5V_S0 (200mA)

RT8208	
92	
5V_S5	VGA_CORE

CHARGER	
BQ24745	40
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A UP+5V 5V 100mA

CPU DC/DC	
ISL6267	42,43
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.55V 18A VDDNB 0~1.55V 4A

<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Block Diagram	
Size A3	Document Number JE40-SB
Date: Friday, March 25, 2011	Sheet 2 of 102

Strapping

REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH_GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC_ROM DEFAULT	Allow PCIe GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI_ROM	Force PCIe GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)


USB Table






USB	
Pair	Device
0	USB 2.0(For SW Debug)
1	WLAN
2	NC
3	WWAN
4	BT
5	3G SIM Card
6	USB 2.0 Small BD
7	CCD
8	NC
9	NC
10	USB 3.0 CCD(Reserve)
11	USB 3.0 (M/B USB1)
12	NC
13	NC

PCIE Routing

	APU
LANE0	LAN + Cardreader
LANE1	WWAN
LANE2	WLAN
LANE3	

	FCH
LANE0	
LANE1	
LANE2	
LANE3	







緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **APU DDR(2/5)**

Size A3	Document Number	Rev
	JE40-SB	SB
Date: Monday, March 28, 2011	Sheet 5 of	102





<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APU VSS(5/5)

Size
A3

Document Number


JE40-SB

Rev

SB

Date: Friday, March 25, 2011

Sheet 8 of 102



(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011		Sheet 11 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 12 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011		Sheet 13 of 102








(Blanking)

<Variant Name>








緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			Reserved		
Size	Document Number				Rev
A4	JE40-SB				SB
Date:	Friday, March 25, 2011			Sheet 16 of	102



GPP CLK port	Device	CLKREQ#
0	New Card	0
1	WLAN	1
2	WWAN	2
3	LAN	3
4	X	
5	X	
6	X	
7	X	
8	X	



Title: **HUDSON-M2(1/6)**
 Size: **JE40-SB**
 Date: **Monday, March 28, 2011**
 Sheet: **17** of **102**



1st SATA HDD


SATA ODD

E-SATA




2nd SATA HDD

FCH1B



Part 2 of 5



[checklist]: Integrated Clock Mode => Left unconnected



If not used HWM or GPIO ,PD 10K



VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H


VRAM Size	GPIO176	GPIO177
512MB	L	L
1GB	H	H
2GB	H	L
Undefined	L	H

<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.		
Title HUDSON-M2(3/6)		
Size	Document Number	Rev
Custom	JE40-SB	SB
Date	Monday, March 28, 2011	Sheet 19 of 102

SSID = S.B

REQUIRED STRAPS



CRB:PU 3.3V_AUX_S5
checklist:PU 3.3V_S5
no support S5 PLUS funciton,PU 3.3V_S5

REQUIRED SYSTEM STRAPS


USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

LPC ROM implemented
checklistsuggestion:
no PU or PD required
(integrated PU 10K)
CRB: do not stuff PU Res


Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI_AD[27:23]



(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date: Friday, March 25, 2011	Sheet 23 of	102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 24 of 102

(Blanking)




<Variant Name>

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Document Number
A3	JE40-SB
Date: Friday, March 25, 2011	Rev
Sheet 25 of 102	SB

(Blanking)

<Variant Name>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date: Friday, March 25, 2011	Sheet 26 of	102



ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 $\pm 1\%$ Series)


RADJ1 (K Ω)	RADJ2 (K Ω)	VADJ (V)	OTZ Threshold Temperature ($^{\circ}$ C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

VGA Thermal sensor P2800



(Blanking)

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AMP			
Size	Document Number		Rev
A3	JE50-SB		SB
Date:	Friday, March 25, 2011		Sheet 30 of 102



<Variant Name>			
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RTS5138			
Size	Document Number		Rev
A3	JE40-SB		SB
Date:	Friday, March 25, 2011		Sheet 32 of 102

(Blanking)



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date: Friday, March 25, 2011	Sheet 33 of	102



(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 34 of	102



Power Sequence



D

C

B


A

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011		Sheet 37 of 102

Adaptor in to generate DCBATOUT



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size

A4

Document Number

JE40-SB

Rev


SB

Date: Monday, March 28, 2011

Sheet 38

of

102



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT_CONN

Size
A4

Document Number


JE40-SB

Rev
SB

Date: Monday, March 28, 2011

Sheet 39 of 102

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CHARGER BQ24745

Size

Document Number

JE40-SB

Rev

SB

Date




Wednesday, March 30, 2011

Sheet


40

of

102



APL5916 for VDDR&VDDP(1D2V_S0)






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			APL5916(1D2V_S0)
Size	Document Number	Rev	
A3	JE40-SB		SB
Date:	Tuesday, March 29, 2011	Sheet	45 of 102

RT8238 for 1D1V_S5















(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 47 of	102

LVDS VS EDP Co-layout CONNECTOR(30 Pin)






<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CRT Connector			
Size	Document Number		Rev
Custom	JE40-SB		SB
Date:	Monday, March 28, 2011	Sheet 50 of 102	

HDMI CONN

HDMI Level Shifter & CONNECTOR




close to HDMI Connector

HDMI DISCRETE/ UMA Co-lay



Close to VGA chip




Checklist:
Suggestion to stuff 499-ohm for DIS
P/N: 64.49905.6DL

84.2N702.331
2ND = 84.2N702.031

9721 -SA
ESD_Protected:2KV

R5113
Do Not Stuff
DY



22.10296.271
2nd = 22.10296.501
3rd = 22.10296.331
4th = 22.10296.311

5V HDMI

CS102

SC01002X

303V_VGA_50

105V_S3

DIS

R5126

Do Not Stuff

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

UMA_PX

Outputs are open drain and 5-V tolerant. External pull-up resistors to 5 V are required. These signals must be pulled high (to 3.3 V or 5 V) before VDDC is powered up.





Fig 4 Typical application



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 301, Taiwan, R.O.C.

HDMI Level Shifter/Connector			
File	Document Number	Rev	SB
A2	JE40-SB		
Date:	Wednesday, March 31, 2010	Sheet	51 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title eDP		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011		Sheet 52 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 53 of	102

(Blanking)


<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	JE40-SB		SB
Date: Friday, March 25, 2011		Sheet	54 of 102


SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
ITP					
Size A4	Document Number JE40-SB				Rev SB
Date: Friday, March 25, 2011	Sheet	55	of	102	

SSID = SATA



SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 10 mil

Following AMD routing table



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



Title		HDD/ODD	
Size	Document Number	Rev	SB
A3	JE40-SB		
Date:	Monday, March 28, 2011	Sheet	56 of 102

(Blanking)


<Variant Name>		
緯創資通Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ESATA/USB Charger		
Size	Document Number	Rev
A3	JE40-SB	SB
Date: Friday, March 25, 2011		Sheet 57 of 102

(Blanking)







<Variant Name>

緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
Audio Jack					
Size A4	Document Number JE40-SB		Rev SB		
Date:	Friday, March 25, 2011	Sheet 58 of	102		


GIGA Lan Transformer



0914-SA for Vendor Suggestion




0914-SA for EMI





<Variant Name>

SPI FLASH ROM (2M byte) for KBC




SSID = RBATT






<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB Power SW		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 61 of	102



USB3.0 CONNECTOR




USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
USB 3.0	
Size	Document Number
A3	JE40-SB
Date:	Wednesday, March 30, 2011
Sheet	62 of 102
Rev	SB

ANNIE Bluetooth Module

1.5A / High Active Voltage 2V



EC6302 put near
BLUE1 / all USB
put one choke
near connector
by EMI request



<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUE TOOTH			
Size A4	Document Number JE40-SB		Rev SB
Date:	Monday, March 28, 2011	Sheet 63 of	102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
F/P		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 64 of 102

Mini Card Connector(802.11a/b/g/n)



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

WLANSize
A4

Document Number

JE40-SB



SB

Date: Monday, March 28, 2011



Sheet 65 of 102

Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN

Size
A3

Document Number

JE40-SB

Rev

SB

Date: Wednesday, March 30, 2011

Sheet 66

of


102

(Blanking)


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 67 of	102


Power button LED






Power STDBY_LED





Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)




SATA HDD LED



WLAN_LED



3G LED




<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LED Bard/Power Button			
Size	Document Number	Rev	
A3	JE40-SB	SB	
Date:	Wednesday, March 30, 2011	Sheet	68 of 102

Internal KeyBoard Connector




TOUCH PAD



<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Key Board/Touch Pad			
Size A4	Document Number JE40-SB		Rev SB
Date: Monday, March 28, 2011		Sheet 69 of 102	

102



緯創資通

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Dubug connector

Rev	SB
-----	----

JE40-SB

of	102
----	-----

(Blanking)

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date: Friday, March 25, 2011	Sheet 72 of	102

(Blanking)


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 73 of 102

SD/XD/MS Card Reader




Card-reader Off-Page



Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		8P
P7	xD-WP		10P
P8	xD-D0		11P
P9	xD-D1		
P10	SD-DAT2	9P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/6P	1P/10P
P14	MS-VCC	9P	
P15	MS-SCLK	8P	
P16	MS-DATA3	7P	
P17	MS-INS	6P	
P18	MS-DATA2	5P	
P19	MS-DATA0	4P	

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DATA1	3P	
P21	MS-BS	2P	
P22	4in1-GND	3P/6P	1P/10P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	xD-CD-SW		19P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CD-SW	SD-CD-SW	
P37	4 IN 1-GND	SD-WP/CD-SW-GND	
P38			



Near CARD1 Pin11, Pin18, Pin22

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CARD Reader CONN		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Monday, March 28, 2011	Sheet 74 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Express Card		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 75 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date: Friday, March 25, 2011	Sheet 76 of	102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 77 of	102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 78 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 79 of 102

(Blanking)

<Variant Name>




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size A	Document Number JE40-SB		Rev SB
Date:	Friday, March 25, 2011	Sheet 80 of	102

(Blanking)


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 81 of 102

PWRCN1 FFC 異面




USBCN2 FFC 同面




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title IO Board Connector	
Size A4	Document Number JE40-SB
Date: Monday, March 28, 2011	Rev SB
Sheet 82 of 102	



CONFIGURATION STRAPS				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing		X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled		X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.		0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.		?	0
RESERVED	GPIO8	RESERVED		0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller		0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)	
RESERVED	GPIO21	RESERVED		0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X		0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X		0
RSVD	H2SYNC	RESERVED		0	0
RSVD	GENERICC	RESERVED		0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X		1
AUD[0]	VSYSN		X		1



JTAG SIGNAL OPTION			
Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **GPU PCIE/STRAPPING(1/5)**

Size Custom Document Number **JE40-SB** Rev **SB**

Date: Monday, March 28, 2011 Sheet 83 of 102



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




DDR3/GDDR3 Memory Stuff Option(Mad/Park)


	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

** This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

Vancouver



Mannhattan



File: **GPU_Memory(2/5)**

Size: **JE40-SB**

Date: **Monday, March 26, 2011**



Sheet: **84** of **102**

Rev: **SB**

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taipex Hsien 300, Taiwan, R.O.C.

DVPDATA [3:2:1:0] for VRAM type selection H/W strap
Should provide VRAM Table for VBIOS request

Address	DVPDATA[3:0]	Vendor	PN	Speed	Rev	D	Die	NEW !!
0	0 0 0 0	Hynix	H5TQ16630FR-11C	1Gb (64Mx16)	900MHz	Rev D	Die	NEW !!
1	0 0 0 1	Hynix	H5TQ2663BFR-11C	2Gb (128Mx16)	900MHz	Rev B	Die	
2	0 0 1 0	Reserve						
3	0 0 1 1	Hynix	H5TQ16630FR-12C	1Gb (64Mx16)	800MHz	Rev D	Die	NEW !!
4	0 1 0 0	Hynix	H5TQ1663BFR-12C	1Gb (64Mx16)	800MHz	Rev B	Die	
5	0 1 0 1	Reserve						
6	0 1 1 0	Reserve						
7	0 1 1 1	Hynix	H5TQ2663BFR-11C	2Gb (128Mx16)	800MHz	Rev B	Die	
8	1 0 0 0	Samsung	K4W161646E-HC12	1Gb (64Mx16)	800MHz	Rev E	Die	
9	1 0 0 1	Samsung	K4W261646C-HC11	2Gb (128Mx16)	900MHz	Rev C	Die	NEW !!
10	1 0 1 0	Reserve						
11	1 0 1 1	Samsung	K4W261646B-HC12	2Gb (128Mx16)	800MHz	Rev B	Die	
12	1 1 0 0	Samsung	K4W161646E-BC11	1Gb (64Mx16)	900MHz	Rev G	Die	NEW !!
13	1 1 0 1	Reserve						
14	1 1 1 0	ATI	23EY417M0A11	2Gb (128x16)	900MHz	Rev G	Die	
15	1 1 1 1	Samsung	K4W161646E-BC12	1Gb (64Mx16)	800MHz	Rev G	Die	NEW !!



I2C Bus for LVDS

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

94 GPU_LVDS_CLK
94 GPU_LVDS_DATA

PLACE VREFG DIVIDER AND CAP CLOSE TO ASIC

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1.8V@75mA DPLL_PVDD

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA Delete

1022-SA

1022-SA

1022-SA

1022-SA

1022-SA

1022-SA

TM Derek Hsieh suggestion

TM Derek Hsieh suggestion




TM Derek Hsieh suggestion

TM Derek Hsieh suggestion


TM Derek Hsieh suggestion



TM Derek Hsieh suggestion

LVDS Interface




Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File	
GPU DPLVDS/CRT/GPIO(3/5)	
Size	Document Number
42	JE40-SB
Date	Rev
Monday, March 26, 2011	SB





84
84

84
84



PWR_VGA_CORE_D0	PWR_VGA_CORE_D1	Level	Whistler Pro
H	L	High	1V
H	L	Medium	1V
H	H	Low	0.9V

$$V_{out} = 0.75V * [1+R1/(R2//R4)]$$


$$V_{out} = 0.75V * (1+R1//R2)$$

PWR_VGA_CORE_D0	PWR_VGA_CORE_D1	Level	Seymour XT
L	L	High	1.1V
L	H	Medium	1V
H	L	Medium	1V
H	H	Low	0.9V





$$V_{out} = 0.75V * [1+R1/(R2//R3//R4)]$$

$$V_{out} = 0.75V * [1+R1/(R2//R4)]$$

$$V_{out} = 0.75V * (1+R1//R2)$$


[illegible]

	PE_GPI00	PE_GPI01
dGPU mode	H	H
IGPU	L	L
IGPU with BACO	H	H





3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Cores should ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp up before 1D8V_VGA_S0
1D5V_VGA_S0 sequence no define specially


So 1D5V_VGA_S0 EN have to fine tune RC delay
after 1V_VGA_S0



101123




if Co-layout LVDS and EDP panel,
have to place Res near LVDS Cap
for Reflection Prevent



0804-SA

CRT Hsync & Vsync level shift



<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size A3	Document Number JE40-SB	Rev	SB
Date:	Monday, March 28, 2011	Sheet 94 of	102

(Blanking)

<Variant Name>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A	JE40-SB		SB
Date:	Friday, March 25, 2011	Sheet 95 of	102

(Blanking)



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Touch Panel			
Size A	Document Number		Rev
	JE40-SB		SB
Date:	Friday, March 25, 2011		Sheet 96 of 102


EMI CAP



Check test point




SPRING




BOSS



CPU



VGA



WLAN



Modify list

65 W: PR4007 -> 187K(64.18735.6DL)
90 W: PR4007 -> 121K (64.12135.6DL)

UMA and PX R5114 ~ R5121 -> 604-ohm (64.60405.6DL)
Diserete -> R5114 ~ R5121-> 499-ohm(64.49905.6DL)

R8332 stuff 1K for Mannhatton VGA
stuff 5.1K(64.51015.6DL) for Vancouver VGA

if use LVDS L8711,L8709 stuff 0-ohm 0603
if use LVDS L8701,L8708 stuff bead 0603

if use EDP L8711,L8709 stuff bead 0603 ohm
if use EDP L8701,L8708 stuff 0-ohm 0603


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 98 of 102

POWER SEQUENCE

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
POWER SEQUENCE		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 99 of 102




<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Power Block Diagram		
Size	Document Number	Rev
A3	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 100 of 102



<Variant Name>

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichan,		Taipei 10611, Taiwan, R.O.C.	
Title			
SMBUS BLOCK DIAGRAM			
Size	Document Number		Rev
A2	JE40-SB		SB
Date: Friday, March 25, 2011		Sheet 101 of	102

Thermal Block Diagram



Audio Block Diagram

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title THERMAL/AUDIO BLOCK DIAGRAM			
Size Custom	Document Number JE40-SB		Rev SB
Date:	Friday, March 25, 2011	Sheet 102 of	102