


JE70-CP Block Diagram

Project code: 91.4HN01.001
PCB P/N : 48.4HN01.0SD
REVISION : 09923_-1M



Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPI015	Weak internal pull-down. Do not pull high.
GPI08	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2


USB Table

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

Pre UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size	Document Number	Rev
A3	JE70-CP	-1M
Date:	Tuesday, February 02, 2010	Sheet 2 of 67



Pre UMA





For Graphics Disable , Pull-down to GND via 1-k ± 5% resistor


2ND = 62.10055.321


62.10053.561


Pre UMA












2ND = 62.10055.321





62.10053.561



2ND = 62.10055.321






62.10053.561

SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor







CLARKSFIELD

RESERVED



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

2ND = 62.10055.321
62.10053.561





PCI-Express Configuration Select	
CFG0	1: Single PEG 0: Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 : Normal Operation 0 : Lane Numbers Reversed 15 -> 0, 14 -> 1, ...


CFG4 - Display Port Presence	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



Pre UMA



1D5V_S0 1 R549 ACZ_SYNC
Do Not Stuff
This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when
sampled high, 1.8 V when sampled low.





SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"



INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable






LAN

MINICARD1

MINICARD2



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).






GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.







Pre UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (9/9)

Size

Document Number

Rev





A3





JE70-CP

-1M




Date: Tuesday, February 02, 2010

Sheet 19 of 67











SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+	
	TMDSn- = ATMDSn-	
	TMDSClk+ = ATMDSClk+	TMDSn+
	TMDSClk- = ATMDSClk-	TMDSn-
	BTMDSn+ = High Impedance	TMDSClk+
	BTMDSn- = High Impedance	TMDSClk-
H	BTMDSClk+ = High Impedance	
	BTMDSClk- = High Impedance	
	TMDSn+ = BTMDSn+	
	TMDSn- = BTMDSn-	
	TMDSClk+ = BTMDSClk+	TMDSn+
	TMDSClk- = BTMDSClk-	TMDSn-
	ATMDSn+ = High Impedance	TMDSClk+
	ATMDSn- = High Impedance	TMDSClk-
	ATMDSClk+ = High Impedance	



$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

LCD/INVERTER/CCD CONN




Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


LCD CONN			
Size	Document Number	JE70-CP	
Date: Tuesday, February 02, 2010	Sheet	24	of 67

Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:
 * Must be a ground return path between this ground and the ground on the VGA connector.
 Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




Hsync & Vsync level shift


L=>B0 -DIS
H=>B1 -UMA

For DIS CRT

For UMA CRT



DDC_CLK & DATA level shift



Pre UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page

	Document Number
--	-----------------

CRT CONN

JE70-CP

Rev	
-----	--





Date: Tuesday, February 02, 2010

Sheet	25
-------	----


67

HDMI Connector


The diagram illustrates the electrical connections for an HDMI interface. On the left, the **SB 1120** connector is shown with its pins and corresponding signal names: HDMI A TX2+, HDMI A TX2-, HDMI A TX1+, HDMI A TX0+, HDMI A TX0-, HDMI A TX0+, HDMI A CEC1, and TP56. These are connected to the **SB 1117** system board. The system board includes components like **AFTE14P-GP**, **EC58**, **SKT-HDMI14P-GP**, and various resistors (**R711**, **R712**). A **22.10296.Z71** component is connected to the **5V HDMI** line. The **66.15236.04L** component is connected to the **T0MS & CLK** and **T0MS & DAT** lines. The **SRN1K3-GP** component is connected to the **T0MS & CLK R** and **T0MS & DAT R** lines. The **DAW56-5-GP** component is connected to the **5V_50** and **3D3V_50** lines. The **2nd = 83.00056.G11** and **83.00056.Q11** components are connected to the **5V_50** and **3D3V_50** lines. The **FUSE-101ABV-4GP-U** component is connected to the **5V_50** line. The **68.50007.681** and **68.50007.771** components are connected to the **5V_50** line. The **R1002** component is connected to the **5V_50** line. The **3250 Not Solder** component is connected to the **5V_50** line. The **1M** and **0129** components are connected to the **5V_50** line. The **DV** component is connected to the **5V_50** line.



n: [PC1,PC0]=00, 8dB
[PC1,PC0]=01, 4dB
[PC1,PC0]=10, 12dB
[PC1,PC0]=11, 0dB




SATA Connector



Pre UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	JE70-CP		-1M
Date:	Tuesday, February 02, 2010	Sheet	27 of 67

ODD Connector



Pre UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size

Document Number

JE70-CP


Rev

-1M

Date: Tuesday, February 02, 2010

Sheet 28 of 67


BLUETOOTH MODULE



74.05240.A7F

2nd = 74.09711.A7F

EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



20.F1561.004

2nd = 20.F1621.004

Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number

JE70-CP

Rev




-1M

Date: Tuesday, February 02, 2010

Sheet 29 of 67


2nd =

20.K0276.030




Pre UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB CONN		
Size	Document Number JE70-CP	Rev -1M
Date: Tuesday, February 02, 2010	Sheet 30 of 67	





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.


LAN Connector



LAN Connector



AUDIO OP AMPLIFIER



Pre UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO AMP

Size

Document Number

JE70-CP


Rev

-1M


Date: Tuesday, February 02, 2010

Sheet 34 of 67


Internal Mic





LINE OUT



MIC IN



Internal Speaker



Pre UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO jack

Size

Document Number

JE70-CP

Rev

-1M

Date: Tuesday, February 02, 2010

Sheet 35 of 67




Pre UMA


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cardreader			
Size	Document Number		Rev
	JE70-CP		-1M
Date:	Tuesday, February 02, 2010		Sheet 36 of 67

Mini Card Connector(WLAN)



Support debug-card




Place near MINI1



Mini Card Connector(Robson2 and 3G)



Place near MINIC2



Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD

Size
A3

Document Number


JE70-CP

Rev


-1M

Date: Tuesday, February 02, 2010


Sheet 37 of 67




EC BIOS Flash ROM








System BIOS Flash ROM



GOLDEN FINGER FOR DEBUG BOARD




TOUCH PAD



Pre UMA


LED






FRONT_PWRLED# Q 1 R340 330R2F-GP
STDBY_LED# Q 1 R343 330R2F-GP
DC_BATFULL# Q 1 R341 330R2F-GP
CHARGE_LED# Q 1 R344 330R2F-GP

FRONT_PWRLED# Q 1 DY EC22 Do Not Stuff
CHARGE_LED# Q 1 DY EC25 Do Not Stuff
STDBY_LED# Q 1 DY EC24 Do Not Stuff
DC_BATFULL# Q 1 DY EC23 Do Not Stuff

-1 0107



-1 0104



SATA_LED# EC34 2 DY Do Not Stuff
KBC_PWRBTN# 1 EC33 DY Do Not Stuff
WLAN_LED# 1 EC35 DY Do Not Stuff
FRONT_PWRLED EC36 DY Do Not Stuff

Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title LED&POWERBD CONN

Size Document Number JE70-CP Rev -1M

Date: Tuesday, February 02, 2010 Sheet 42 of 67

Run Power

Aux Power 3D3V_AUX_S5



Pre UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.









Title	
-------	--


RUN POWER and 3D3V AUX S5

Size	Document Number	Rev
------	-----------------	-----


	JE70-CP	-1M
--	---------	-----

Date: Tuesday, February 02, 2010 Sheet 43 of 67






RT8209E for 1D5V




1.8V_S0 1.8V 1A Regulator



RT9026 for 0D75V_S3


Iomax=1.2A
OCP>1.8A



Pre UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT8015A for 1D8V/RT9026 0D75	
Size	Document Number	Rev	-1M
Date: Tuesday, February 02, 2010		Sheet 50 of 67	






[illegible]

	I/O	Inter Pull Low	GPIO TABLE
NVVD0_ALTVO	0	YES	GPU VOLTAGE L: 1.00V GPU VOLTAGE H: 0.90V


	I/O	Inter Pull Low	GPIO TABLE
NVVD0_ALTV0	0	YES	GPU VOLTAGE L: 1.12V GPU VOLTAGE H: 0.90V

NVVDD_ALTV1	NVVDD_ALTV0	+VGA_CORE
H	L	1.12V or 1V OUT=[R400+(R402//R718)]/(R402//R718)
H	H	0.9V OUT=(R400+R402)/R402

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B/I
7	BT+
8	BT+

Pre UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number



JE70-CP

Rev



-1M

Date: Tuesday, February 02, 2010


Sheet 54 of 67




SB 1120




CPU





PCH




VGA





MINICARD




Pre UMA




+3VS to 3.3V_DELAY Transfer



RT9025 for 1V_VGA




G9661 for 1D8V_VGA





Pre UMA


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ATI POWER	
Size A2	Document Number JE70-CP
Date: Tuesday, February 02, 2010	Sheet 57 of 57




Layout notice:
It should be place near HDMI connector





Pre UMA	
 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DP POWER_GND	
Size A2	Document Number JE70-CP
Date: Tuesday, February 02, 2010	Sheet 61 of 67 -1M

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U




62,64 DQMA#[0..7] <<>>

62,64 RDQSA[0..7] <<>>


62,64 WDQSA[0..7] <<>>

62,64 MAA[0..12] <<>>




62,64 MDA[0..63] <<>>







DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U



DDR3




SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

Pre UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VRAM(3/4)		
Size A3	Document Number JE70-CP	Rev -1M
Date: Tuesday, February 02, 2010	Sheet 65 of 67	

DDR3



Do Not Stuff

DIS_PX

Do Not Stuff

SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U


62,65 DQMB#[0..7] <<

62,65 RDQSB[0..7] <<

62,65 WDQSB[0..7] <<

62,65 MAB[0..12] <<



62,65 MDB[0..63] <<



Do Not Stuff


DIS_PX

Do Not Stuff



Pre UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
VRAM(4/4)			
Size	Document Number	Rev	
A3			
Date: Tuesday, February 02, 2010		Sheet	66 of 67
		JE70-CP	-1M



Pre UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Modify History		
Size	Document Number	Rev
	JE70-CP	-1M
Date: Tuesday, February 02, 2010		Sheet 67 of 67