

Roberts Discrete VGA ATI M92LP-S2 Schematics Document

uFCPGA Mobile Penryn

Intel PM45 + ICH9M


2009-05-19

REV :-1

DY : Nopop Component

Roberts Discrete Block Diagram

Project code : 91.4AQ01.001
PCB P/N : 48.4AQ12.011
Revision : 08224-1



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Cofig Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/ GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space) Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK.	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9 Integrated pull-up and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 Rev.0.5

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG6 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality(Default)
CFG9	PCIe Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO _CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing

USB Table


LANE2	MiniCard WLAN
LANE3	LAN
LANE5	New Card

USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

Main Source

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number	Rev	
Custom		Roberts Discrete	
Date:	Tuesday, May 19, 2009	Sheet	3 of 60

SSID = CPU



Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

CPU-FSB(1/3)

Size	Document Number	Rev
Custom	Roberts Discrete	-1
Date:	Tuesday, May 19, 2009	Sheet 4 of 60

H_DINV#[3..0] <<>> H_DINV# [3..0] 7
 H_DSTBN# [3..0] <<>> H_DSTBN# [3..0] 7
 H_DSTBP# [3..0] <<>> H_DSTBP# [3..0] 7
 H_D# [63..0] <<>> H_D# [63..0] 7

Layout notes
 Z= 55 Ohm 0.5" MAX for CPU_GTLREF0



Route the CPU_TEST3 and CPU_TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

Layout Note:
 Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".


Main Source



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU-FSB(2/3)	
Size	Document Number	Custom	Rev
			-1
Date:	Tuesday, May 19, 2009	Sheet	5 of 60

SSID = CPU



Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU-Power(3/3)

Size	
------	--

Size	Document Number
Custom	

Roberts Discrete

Date: Tu

Date: Tuesday, May 19, 2009 Sheet 6 of 60


Date: Tuesday, May 19, 2009 Sheet 6 of 60

Date: Tuesday, May 19, 2009 Sheet 6 of 60


SSID = MCH

H_SWING routing Trace width and
Spacing use 10 / 20 mil



H_SWING Resistors and
Capacitors close MCH
500 mil (MAX)



H_RCOMP routing Trace width and
Spacing use 10 / 20 mil



Place R51 near to the chip (< 0.5")



Main Source












Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Cantiga-HOST(1/6)			
Size	Document Number	Rev	
Custom		Roberts Discrete	
Date:	Tuesday, May 19, 2009	Sheet	7 of 60

SSID = MCH

* is current setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	ITPM enable	ITPM disable *
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality *
CFG 9	PCIE GFX lane reversed	PCIE GFX lane numbered in order *
CFG 10	PCIE loopback enable	PCIE loopback disable *
CFG 12	ALLZ mode enable	ALLZ mode disable *
CFG 13	XOR mode enable	XOR mode disable *
CFG 16	FSB dynamic ODT disable	FSB dynamic ODT enable *
CFG 19		
DMI Lane Reserved	Normal operation *	Reverse DMI lanes
CFG 20		
SDVO concurrent with PCIE	Only PCIE or SDVO is operational *	PCIE and SDVO are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO interface disable *	SDVO interface enable
L_DDC_DATA	LFP disable *	LFP card present
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled *	SDVO/iHDMI/DP interface enabled



17 M_A_DQ[63.0] <<< M_A_DQ[63.0]

M A DQ0	AJ38	SA_DQ_0
M A DQ1	AJ41	SA_DQ_1
M A DQ2	AN38	SA_DQ_2
M A DQ3	AM38	SA_DQ_3
M A DQ4	AJ36	SA_DQ_4
M A DQ5	AJ40	SA_DQ_5
M A DQ6	AM44	SA_DQ_6
M A DQ7	AM42	SA_DQ_7
M A DQ8	AM43	SA_DQ_8
M A DQ9	AM44	SA_DQ_9
M A DQ10	AU40	SA_DQ_10
M A DQ11	AT38	SA_DQ_11
M A DQ12	AN41	SA_DQ_12
M A DQ13	AN39	SA_DQ_13
M A DQ14	AU44	SA_DQ_14
M A DQ15	AU42	SA_DQ_15
M A DQ16	AV39	SA_DQ_16
M A DQ17	AY44	SA_DQ_17
M A DQ18	BA40	SA_DQ_18
M A DQ19	BD43	SA_DQ_19
M A DQ20	AV41	SA_DQ_20
M A DQ21	AV43	SA_DQ_21
M A DQ22	BB41	SA_DQ_22
M A DQ23	BC40	SA_DQ_23
M A DQ24	AY37	SA_DQ_24
M A DQ25	BD38	SA_DQ_25
M A DQ26	AY37	SA_DQ_26
M A DQ27	AT36	SA_DQ_27
M A DQ28	AY38	SA_DQ_28
M A DQ29	BB38	SA_DQ_29
M A DQ30	AV36	SA_DQ_30
M A DQ31	AW36	SA_DQ_31
M A DQ32	BD13	SA_DQ_32
M A DQ33	AU11	SA_DQ_33
M A DQ34	BC11	SA_DQ_34
M A DQ35	BA12	SA_DQ_35
M A DQ36	AU13	SA_DQ_36
M A DQ37	AV13	SA_DQ_37
M A DQ38	BD12	SA_DQ_38
M A DQ39	BC12	SA_DQ_39
M A DQ40	BB9	SA_DQ_40
M A DQ41	BA9	SA_DQ_41
M A DQ42	AU10	SA_DQ_42
M A DQ43	AV9	SA_DQ_43
M A DQ44	BA11	SA_DQ_44
M A DQ45	BD9	SA_DQ_45
M A DQ46	AY8	SA_DQ_46
M A DQ47	BA6	SA_DQ_47
M A DQ48	AV5	SA_DQ_48
M A DQ49	AV7	SA_DQ_49
M A DQ50	AT9	SA_DQ_50
M A DQ51	AN8	SA_DQ_51
M A DQ52	AU6	SA_DQ_52
M A DQ53	AT5	SA_DQ_53
M A DQ54	AN10	SA_DQ_54
M A DQ55	AM11	SA_DQ_55
M A DQ56	AM5	SA_DQ_56
M A DQ57	AJ9	SA_DQ_57
M A DQ58	AJ8	SA_DQ_58
M A DQ59	AN12	SA_DQ_59
M A DQ60	AM13	SA_DQ_60
M A DQ61	AJ11	SA_DQ_61
M A DQ62	AJ11	SA_DQ_62
M A DQ63	AJ12	SA_DQ_63

CANTIGA-GM-GP-U-NF

DDR SYSTEM MEMORY A

4 OF 18
SA_BS_0
SA_BS_1
SA_BS_2
SA_RAS#
SA_CAS#
SA_WE#SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14BD21
BG18
AT25
BB20
BD20
AY20AM37 M A DM0
AT41 M A DM1
AY41 M A DM2
AU39 M A DM3
BB12 M A DM4
AY6 M A DM5
AT7 M A DM6
AJ5 M A DM7AJ44 M A DQS0
AT44 M A DQS1
BA43 M A DQS2
BC37 M A DQS3
AW12 M A DQS4
BC8 M A DQS5
AU8 M A DQS6
AM7 M A DQS7AJ43 M A DQS#0
AT43 M A DQS#1
BA44 M A DQS#2
BD37 M A DQS#3
AY12 M A DQS#4
BD8 M A DQS#5
AU9 M A DQS#6
AM6 M A DQS#7BA21 M A A0
BC24 M A A1
BG24 M A A2
BH24 M A A3
BG25 M A A4
BA24 M A A5
BG27 M A A7
BF25 M A A8
AW24 M A A9
BC21 M A A10
BG26 M A A11
BH26 M A A12
BH17 M A A13
AY25 M A A14M_A_BS#0 17
M_A_BS#1 17
M_A_BS#2 17
M_A_RAS# 17
M_A_CAS# 17
M_A_WE# 17

M_A_DM[7.0] >>> M_A_DM[7.0] 17

M_A_DQS[7.0] <<< M_A_DQS[7.0] 17

M_A_DQS#7.0 <<< M_A_DQS#7.0 17

M_A_A[14.0] >>> M_A_A[14.0] 17

18 M_B_DQ[63.0] <<< M_B_DQ[63.0]

M B DQ0	AK47	SB_DQ_0
M B DQ1	AH46	SB_DQ_1
M B DQ2	AP47	SB_DQ_2
M B DQ3	AP46	SB_DQ_3
M B DQ4	AJ46	SB_DQ_4
M B DQ5	AJ48	SB_DQ_5
M B DQ6	AM48	SB_DQ_6
M B DQ7	AP48	SB_DQ_7
M B DQ8	AU47	SB_DQ_8
M B DQ9	AU46	SB_DQ_9
M B DQ10	BA48	SB_DQ_10
M B DQ11	AY48	SB_DQ_11
M B DQ12	AT47	SB_DQ_12
M B DQ13	AM47	SB_DQ_13
M B DQ14	BA47	SB_DQ_14
M B DQ15	BC47	SB_DQ_15
M B DQ16	BC46	SB_DQ_16
M B DQ17	BC44	SB_DQ_17
M B DQ18	BG43	SB_DQ_18
M B DQ19	BF43	SB_DQ_19
M B DQ20	BE45	SB_DQ_20
M B DQ21	BC41	SB_DQ_21
M B DQ22	BF40	SB_DQ_22
M B DQ23	BF41	SB_DQ_23
M B DQ24	BG38	SB_DQ_24
M B DQ25	BF38	SB_DQ_25
M B DQ26	BH35	SB_DQ_26
M B DQ27	BG35	SB_DQ_27
M B DQ28	BH40	SB_DQ_28
M B DQ29	BG39	SB_DQ_29
M B DQ30	BG34	SB_DQ_30
M B DQ31	BH34	SB_DQ_31
M B DQ32	BH14	SB_DQ_32
M B DQ33	BG12	SB_DQ_33
M B DQ34	BH11	SB_DQ_34
M B DQ35	BG8	SB_DQ_35
M B DQ36	BH12	SB_DQ_36
M B DQ37	BF11	SB_DQ_37
M B DQ38	BF8	SB_DQ_38
M B DQ39	BE7	SB_DQ_39
M B DQ40	BC5	SB_DQ_40
M B DQ41	BC6	SB_DQ_41
M B DQ42	AY3	SB_DQ_42
M B DQ43	AY1	SB_DQ_43
M B DQ44	BF6	SB_DQ_44
M B DQ45	BF5	SB_DQ_45
M B DQ46	BA1	SB_DQ_46
M B DQ47	BD3	SB_DQ_47
M B DQ48	AV2	SB_DQ_48
M B DQ49	AU3	SB_DQ_49
M B DQ50	AR3	SB_DQ_50
M B DQ51	AN2	SB_DQ_51
M B DQ52	AY2	SB_DQ_52
M B DQ53	AV1	SB_DQ_53
M B DQ54	AP3	SB_DQ_54
M B DQ55	AR1	SB_DQ_55
M B DQ56	AL1	SB_DQ_56
M B DQ57	AL2	SB_DQ_57
M B DQ58	AJ1	SB_DQ_58
M B DQ59	AH1	SB_DQ_59
M B DQ60	AM2	SB_DQ_60
M B DQ61	AM3	SB_DQ_61
M B DQ62	AH3	SB_DQ_62
M B DQ63	AJ3	SB_DQ_63

CANTIGA-GM-GP-U-NF

DDR SYSTEM MEMORY B

5 OF 18
SB_BS_0
SB_BS_1
SB_BS_2
SB_RAS#
SB_CAS#
SB_WE#SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14BC16
BB17
BB33
AU17
BG16
BF14AM47 M B DM0
AY47 M B DM1
BD40 M B DM2
BF35 M B DM3
BG11 M B DM4
BA3 M B DM5
AP1 M B DM6
AK2 M B DM7AL47 M B DQS0
AV48 M B DQS1
BG41 M B DQS2
BG37 M B DQS3
BH9 M B DQS4
BB2 M B DQS5
AU1 M B DQS6
AN6 M B DQS7AL46 M B DQS#0
AV47 M B DQS#1
BH41 M B DQS#2
BH37 M B DQS#3
BG9 M B DQS#4
BC2 M B DQS#5
AT2 M B DQS#6
AN5 M B DQS#7AV17 M B A0
BA25 M B A1
BC25 M B A2
AU25 M B A3
AW25 M B A4
BB28 M B A5
AU28 M B A6
AW28 M B A7
AT33 M B A8
BD33 M B A9
BB16 M B A10
AV33 M B A11
BH15 M B A12
AU33 M B A14M_B_BS#0 18
M_B_BS#1 18
M_B_BS#2 18
M_B_RAS# 18
M_B_CAS# 18
M_B_WE# 18

M_B_DM[7.0] >>> M_B_DM[7.0] 18

M_B_DQS[7.0] <<< M_B_DQS[7.0] 18

M_B_DQS#7.0 <<< M_B_DQS#7.0 18

M_B_A[14.0] >>> M_B_A[14.0] 18

Main Source

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga-DDR(3/6)

Size

Custom

Date: Tuesday, May 19, 2009

Sheet 9

of



60

Rev

Roberts Discrete

-1


SSID = MCH




Supply	Signal Group	I _{max}
+1.05V_VCCP	VCC	360mA
+1.05V_VCCP	VTT	852mA
+1.05V_VCCP	VCC_PEG	1782mA
+1.05V_VCCP	VCC_DMI	456mA
+1.05V_VCCP	VCCA_SM	720mA
+1.05V_VCCP	VCCA_SM_CK	26mA
+1.05V_VCCP	VCCA_HPLL	24mA
+1.05V_VCCP	VCCA_MPLL	139.2mA
+1.05V_VCCP	VCCD_HPLL	157.2mA
+1.05V_VCCP	VCCA_PEG_PLL	50mA
+1.05V_VCCP	VCCD_PEG_PLL	50mA
+1.05V_VCCP	VCC_AXF	321.35mA
+1.5V_RUN	VCCD_TVDAC	35mA
+1.8V_SUS	VCC_SM	3000mA
+1.8V_SUS	VCC_SM_CK	124mA
+1.5V_RUN	VCCA_PEG_BG	414uA
+3.3V_RUN	VCC_HV	105.3mA


Main Source









SSID = ICH












hexainf@hotmail.com
GRATIS - FOR FREE

SSID = ICH





SSID = ICH



SSID = ICH

****Within a given well, 5VREF needs to be up before the corresponding 3.3V rail***



Main Source

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title

ICH9-POWER(4/4)

Size Custom	Document Number Roberts Discrete	Rev -1
Date: Tuesday, May 19, 2009	Sheet 16 of 60	

SSID = MEMORY

9 M_A_DQS#[7..0] <<>>
 9 M_A_DQ[63..0] <<>>
 9 M_A_DM[7..0] <<>>
 9 M_A_DQS[7..0] <<>>
 9 M_A_A[14..0] <<>>



M_A A0 102 A0
 M_A A1 101 A1
 M_A A2 100 A2
 M_A A3 99 A3
 M_A A4 98 A4
 M_A A5 97 A5
 M_A A6 96 A6
 M_A A7 95 A7
 M_A A8 94 A8
 M_A A9 93 A9
 M_A A10 92 A10/AP
 M_A A11 91 A11
 M_A A12 90 A12
 M_A A13 89 A13
 M_A A14 88 A14
 M_A A15 87 A15
 M_A A16/BA2 86 A16/BA2




M_A BS#2 >>> M_A BS#2 107 BA0
 9 M_A_BS#0 >>> M_A BS#0 106 BA1
 9 M_A_BS#1 >>> M_A BS#1 106 BA1

M_A DQ0 5 DQ0
 M_A DQ1 7 DQ1
 M_A DQ2 17 DQ2
 M_A DQ3 19 DQ3
 M_A DQ4 4 DQ4
 M_A DQ5 6 DQ5
 M_A DQ6 14 DQ6
 M_A DQ7 16 DQ7
 M_A DQ8 23 DQ8
 M_A DQ9 25 DQ9
 M_A DQ10 35 DQ10
 M_A DQ11 37 DQ11
 M_A DQ12 20 DQ12
 M_A DQ13 22 DQ13
 M_A DQ14 36 DQ14
 M_A DQ15 38 DQ15
 M_A DQ16 43 DQ16
 M_A DQ17 45 DQ17
 M_A DQ18 55 DQ18
 M_A DQ19 57 DQ19
 M_A DQ20 44 DQ20
 M_A DQ21 56 DQ21
 M_A DQ22 58 DQ22
 M_A DQ23 61 DQ23
 M_A DQ24 63 DQ24
 M_A DQ25 73 DQ25
 M_A DQ26 75 DQ26
 M_A DQ27 62 DQ27
 M_A DQ28 64 DQ28
 M_A DQ29 74 DQ29
 M_A DQ30 76 DQ30
 M_A DQ31 125 DQ31
 M_A DQ32 126 DQ32
 M_A DQ33 135 DQ33
 M_A DQ34 137 DQ34
 M_A DQ35 124 DQ35
 M_A DQ36 136 DQ36
 M_A DQ37 138 DQ37
 M_A DQ38 134 DQ38
 M_A DQ39 141 DQ39
 M_A DQ40 143 DQ40
 M_A DQ41 151 DQ41
 M_A DQ42 153 DQ42
 M_A DQ43 142 DQ43
 M_A DQ44 152 DQ44
 M_A DQ45 164 DQ45
 M_A DQ46 167 DQ46
 M_A DQ47 173 DQ47
 M_A DQ48 175 DQ48
 M_A DQ49 177 DQ49
 M_A DQ50 158 DQ50
 M_A DQ51 160 DQ51
 M_A DQ52 174 DQ52
 M_A DQ53 176 DQ53
 M_A DQ54 179 DQ54
 M_A DQ55 181 DQ55
 M_A DQ56 189 DQ56
 M_A DQ57 191 DQ57
 M_A DQ58 180 DQ58
 M_A DQ59 182 DQ59
 M_A DQ60 192 DQ60
 M_A DQ61 194 DQ61
 M_A DQ62 DQ62
 M_A DQ63 DQ63

M_A DQS#0 11 DQS#0
 M_A DQS#1 29 DQS#1
 M_A DQS#2 49 DQS#2
 M_A DQS#3 68 DQS#3
 M_A DQS#4 129 DQS#4
 M_A DQS#5 146 DQS#5
 M_A DQS#6 167 DQS#6
 M_A DQS#7 186 DQS#7

M_A DQS#0 13 DQS#0
 M_A DQS#1 31 DQS#1
 M_A DQS#2 51 DQS#2
 M_A DQS#3 70 DQS#3
 M_A DQS#4 131 DQS#4
 M_A DQS#5 148 DQS#5
 M_A DQS#6 169 DQS#6
 M_A DQS#7 188 DQS#7

M_ODT0 114 OTD0
 M_ODT1 119 OTD1
 VREF 1 VREF
 GND 202 GND
 MH1 MH1
 MH2 MH2



Main Source

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File

DDR-II-SODIMM SLOT1

Roberts Discrete

Size Custom **Document Number** **Rev** -1

Date Tuesday, May 19, 2009 **Sheet** 17 **of** 60






9 M_B_DQS#[7..0] << >> _____

9 M_B_DQ[63..0] << >> _____

9 M_B_DM[7..0] << >> _____





9 M_B_DQS[7..0] << >> _____

9 M_B_A[14..0] << >> _____






		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDRII-SODIMM SLOT2			
Size	Document Number		Rev
Custom		Roberts Discrete	-1
Date:	Tuesday, May 19, 2009	Sheet	18 of 60


SSID = CLOCK



Main source: 71.08513.003 (SLG8SP513VTR)
2nd source: 71.00875.C03 (RTM875N-606-VD-GRT)





SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M



Main Source			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Clock Generator SLG8SP513VTR</i>			
Size	Document Number		Rev
Custom		<i>Roberts Discrete</i>	<i>-1</i>
Date:	Tuesday, May 19, 2009	Sheet	60 of 60


SSID = VIDEO

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



(Blanking)

Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

CRT

Size
Custom

Document Number
Roberts Discrete

Date: Tuesday, May 19, 2009

Rev
-1

Sheet 21 of 60


(Blanking)

Main Source

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		HDMI	
Size Custom	Document Number Roberts Discrete		Rev -1
Date: Tuesday, May 19, 2009	Sheet 1	22 of	60


SSID = SATA

SATA HDD Connector




SSID = SATA

ODD Connector



SSID = Thermal

Fan Connector



Main Source

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/ODD/FAN			
Size	Document Number	Rev	
Custom		-1	
Date:	Tuesday, May 19, 2009	Sheet	23 of 60




(Blanking)

Main Source


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		PCI	
Size Custom	Document Number Roberts Discrete		Rev -1
Date: Tuesday, May 19, 2009	Sheet 1	24 of	60

SSID = ExpressCard

Place them Near to Chip




New Card Connector





hexainf@hotmail.com
GRATIS - FOR FREE

```
SSID = User.Interface
```

Camera Connector




Digital Mic Power



SSID = User.Interface

Bluetooth Module conn.




Main Source

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Bluetooth/CAM/New Card			
Size	Document Number		Rev
Custom	Roberts Discrete		-1
Date:	Tuesday, May 19, 2009	Sheet 25 of	60


SSID = Wireless

Mini Card Connector(802.11a/b/g)




SSID = SDIO

SD/XD/MS Card Reader



SSID = User.Interface

ITP Connector



Main Source

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

MINICARD/SD/ITP CONN

Size Document Number Rev
Custom

Date: Tuesday, May 19, 2009 Sheet 26 of 60

(Blanking)

Main Source



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

WWAN

Size
Custom

Document Number
Roberts Discrete

Rev
-1

Date: Tuesday, May 19, 2009

Sheet 27 of 60

(Blanking)


Main Source

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		WPAN	
Size Custom	Document Number Roberts Discrete		Rev -1
Date: Tuesday, May 19, 2009	Sheet 1	28 of	60


SPI FLASH ROM (16M bits)

SSID = Flash.ROM

SSID = User.Interface



Power Board to Board CONN





SSID = User.Interface

Power/Battery LED


SSID = RBATT

RTC Connector



SSID = USB

Right USB Port CONN




Main Source




File		USB	
Size	Document Number	Rev	
Custom	Roberts Discrete	-1	
Date	Tuesday, May 19, 2009	Sheet	31 of 60

SSID = SDIO





Please close to pin8.




- 26 XD_CD#
- 26 SD_WP
- 26 SD_CD#
- 26 XD_D4/SD_DAT1
- 26 XD_D5/MS_BS
- 26 XD_D3/MS_D1
- 26 SD_DAT0/XD_D6/MS_D0
- 26 XD_D2/MS_D2
- 26 MS_INS#
- 26 XD_D7/MS_D3
- 26 SD_CLK/XD_D1/MS_CLK
- 26 XD_D0
- 26 XD_WP#
- 26 XD_RDY
- 26 SD_DAT3/XD_WE#
- 26 SD_DAT2/XD_RE#
- 26 XD_ALE
- 26 XD_CE#
- 26 XD_CLE

- XD_CD#
- SD_WP
- XD_CD#
- XD_D4/SD_DAT1
- XD_D5/MS_BS
- XD_D3/MS_D1
- SD_DAT0/XD_D6/MS_D0
- XD_D2/MS_D2
- MS_INS#
- XD_D7/MS_D3
- SD_CLK/XD_D1/MS_CLK
- XD_D0
- XD_WP#
- XD_RDY
- SD_DAT3/XD_WE#
- SD_DAT2/XD_RE#
- XD_ALE
- XD_CE#
- XD_CLE



Power mode select

No staff R and C for power saving mode.



Main Source

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File

RTS5158E

Size Custom Document Number Rev
Date: Tuesday, May 19, 2009 Sheet 32 of 60


SSID = KBC

Internal KeyBoard Connector




SSID = Touch.Pad

TouchPad Connector




For EMI




Main Source

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
File			
KeyBoard/Touch Pad			
Size	Document Number	Rev	
Custom		-1	
Date: Tuesday, May 19, 2009		Sheet 33	of 60


SSID = Reset.Suspend




Run Power




SSID = Thermal




SSID = AUDIO






GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

	Main source	Second source
	TPA6040A (74.06040.013)	MAX9789A (74.09789.013)
R486	100K	No ASM
R483	No ASM	0 Ohm
R469	No ASM	0 Ohm
R286	No ASM	100K
C535	0.033uF	No ASM
C566	0.033uF	No ASM
C565	1uF	No ASM
C567	No ASM	0.1uF
C564	10uF	2.2uF
C557	10uF	2.2uF



Signal inverter for speaker shutdown



Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO AMP/SPEAKER

Size	
Custom	

Document Number

Roberts Discrete

Date:






Tuesday, May 19, 2009

2

2

Rev	-1
-----	----

SSID = LOM



Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN Marvell-88E8040

Size

Document Number

Roberts Discrete

Date:


Tuesday, May 19, 2003

09	Sheet	38
----	-------	----




Rev

60

hexainf@hotmail.com
GRATIS - FOR FREE



SSID = CPU.Regulator




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm
 Isat =60Arms 68.R3610.20C
 O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
 H/S: AOL1426 PowerPAK/ 10.2mohm/12.5mOhm@4.5Vgs/84.01426.037
 L/S: AOL1412 PowerPAK/ 3.8mohm/4.65mOhm@4.5Vgs/ 84.01412.037

Main Source


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File	CPU Vcore POWER(2/2)		
Size	Document Number	Rev	-1
Custom	Roberts Discrete		
Date	Tuesday, May 19, 2009	Sheet	40 of 60


nexainf@hotmail.com
GRATIS - FOR FREE



SSID = PWR.Plane.Regulator_1p5v



SSID = PWR.Plane.Regulator_1p1v



Main Source

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

DC to DC 1.5V/1.1V

Size
Custom




Document Number
Roberts Discrete

Rev
-1

Date: Tuesday, May 19, 2009

Sheet 42 of 60

SSID = PWR.Plane.Regulator_1p05v



Main Source

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File

DC to DC 1.05V

Size Document Number


Custom

Roberts Discrete



Date: Tuesday, May 19, 2009 Sheet 43 of 60

Rev -1



hexainf@hotmail.com
GRATIS - FOR FREE



SSID = Mechanical




For EMI


34.4W005.301
Mini Card BOSS

34.4W004.501
New Card BOSS

34.4W001.201
NB Thermal BOSS



for Discrete



Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

MISC


Size Custom	Document Number Roberts Discrete	Rev -1
Date: Tuesday, May 19, 2009	Sheet 46 of 60	

SSID = AUDIO


Speaker Connector




Internal Microphone



MIC IN



LINE1 OUT



Main Source

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File


Audio Jack

Size Custom Document Number Rev -1



Date: Tuesday, May 19, 2009 Sheet 47 of 60

SSID = PWR.Support




I/O Board Connector




Batt Connector



The caps should be used only as last resort for EMI suppression.



Reserved for EMI
Place near PCIN1



Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LEFT IO/BATT CONN

Size	
------	--

Document Number

Roberts Discrete

Date: Tu

Sheet 48

Rev	-1
-----	----

(Blanking)

Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File


Size
Custom

Document Number
Roberts Discrete

Rev
-1

Date: Tuesday, May 19, 2009Sheet 49 of 60

SSID = Video.PWR.Regulator



SSID = VIDEO

U5110A

1 OF 7

PCI EXPRESS INTERFACE

PCIE_MTX_GRX_P0	AF30	PCIE_RX0P
PCIE_MTX_GRX_N0	AE31	PCIE_RX0N
PCIE_MTX_GRX_P1	AE29	PCIE_RX1P
PCIE_MTX_GRX_N1	AD28	PCIE_RX1N
PCIE_MTX_GRX_P2	AD30	PCIE_RX2P
PCIE_MTX_GRX_N2	AC31	PCIE_RX2N
PCIE_MTX_GRX_P3	AC29	PCIE_RX3P
PCIE_MTX_GRX_N3	AB28	PCIE_RX3N
PCIE_MTX_GRX_P4	AB30	PCIE_RX4P
PCIE_MTX_GRX_N4	AA31	PCIE_RX4N
PCIE_MTX_GRX_P5	AA29	PCIE_RX5P
PCIE_MTX_GRX_N5	Y28	PCIE_RX5N
PCIE_MTX_GRX_P6	Y30	PCIE_RX6P
PCIE_MTX_GRX_N6	W31	PCIE_RX6N
PCIE_MTX_GRX_P7	W29	PCIE_RX7P
PCIE_MTX_GRX_N7	V28	PCIE_RX7N
PCIE_MTX_GRX_P8	V30	PCIE_RX8P
PCIE_MTX_GRX_N8	U31	PCIE_RX8N
PCIE_MTX_GRX_P9	U29	PCIE_RX9P
PCIE_MTX_GRX_N9	T28	PCIE_RX9N
PCIE_MTX_GRX_P10	T30	PCIE_RX10P
PCIE_MTX_GRX_N10	R31	PCIE_RX10N
PCIE_MTX_GRX_P11	R29	PCIE_RX11P
PCIE_MTX_GRX_N11	P28	PCIE_RX11N
PCIE_MTX_GRX_P12	P30	PCIE_RX12P
PCIE_MTX_GRX_N12	N31	PCIE_RX12N
PCIE_MTX_GRX_P13	N29	PCIE_RX13P
PCIE_MTX_GRX_N13	M28	PCIE_RX13N
PCIE_MTX_GRX_P14	M30	PCIE_RX14P
PCIE_MTX_GRX_N14	L31	PCIE_RX14N
PCIE_MTX_GRX_P15	L29	PCIE_RX15P
PCIE_MTX_GRX_N15	K30	PCIE_RX15N

CLOCK

NC#L9
NC#N9
NC#N10


PERSTB

M82-S2-GP

CALIBRATION

PCIE_CALRP

PCIE_CALRN



PCIE_MTX_GRX_P[0..15] << PCIE_MTX_GRX_P[0..15] 12

PCIE_MTX_GRX_N[0..15] << PCIE_MTX_GRX_N[0..15] 12

PCIE_MRX_GTX_P[0..15] >> PCIE_MRX_GTX_P[0..15] 12

PCIE_MRX_GTX_N[0..15] >> PCIE_MRX_GTX_N[0..15] 12

U5110F

6 OF 7

LVDS CONTROL

VARY_BL
DIGON

TXCLK_UP_DPF3R

TXCLK_UN_DPF3N

TXOUT_U0P_DPF2P

TXOUT_U0N_DPF2N

TXOUT_U1P_DPF1P

TXOUT_U1N_DPF1N

TXOUT_U2P_DPF0P

TXOUT_U2N_DPF0N

TXOUT_U3P

TXOUT_U3N

TXCLK_LP_DPE3R

TXCLK_LN_DPE3N

TXOUT_L0P_DPE2P

TXOUT_L0N_DPE2N

TXOUT_L1P_DPE1P

TXOUT_L1N_DPE1N

TXOUT_L2P_DPE0P

TXOUT_L2N_DPE0N

TXOUT_L3P

TXOUT_L3N


GP

Main Source



File	VGA-PCIE/LVDS(1/4)		
Size	Custom	Document Number	Rev
Date	Tuesday, May 19, 2009	Roberts Discrete	-1
Sheet	151	of	60

SSID = VIDEO



Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

VGA-TV/CRT/DP PORT

Roberts Discrete


Date: Tuesday, May 19, 2009

Sheet

of

60


SSID = VIDEO



Part	M02LP	Version
R5401	No stuff	Stuff
Q5106	Stuff	No stuff
A5402	Stuff	No stuff
R5403	No stuff	No stuff
Q5107	Stuff	No stuff
C5384	No stuff	No stuff

hexainf@hotmail.com
 GRATIS - FOR FREE

SSID = VIDEO





ATI RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
GPIO3 , H2SYNC , V2SYNC				
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chingis (formerly PMC)		
2GB	x		Pm25LV512A	0100
4GB	x		Pm25LV010A	0101

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO0	Transmitter Power Savings Enable V 0 = 50% Tx output swing 1 = Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable V 0 = Tx de-emphasis disabled 1 = Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	V 0 = Advertises the PCI-E device as 2.5Gb/s 1 = Advertises the PCI-E device as 5Gb/s
BIF_CLK_PM_EN	GPIO8	V 0 = Disable CLKREQ# power management capability 1 = Enable CLKREQ# power management capability
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device V 0 = Disable external BIOS ROM device 1 = Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] V 0: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI

STRAPS	PIN	DESCRIPTION
MEM_TYPE	DVDPATA(23:20) (Internal PD)	MEMORY TYPE, MAKE AND SIZE INFO 0000 - GDDR3 16Mx32 Qimonda 0001 - GDDR3 32Mx32 Hynix 0010 - GDDR3 32Mx32 Qimonda 0011 - GDDR3 32Mx32 Samsung v

SSID = VIDEO




Main Source

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File **VRAM**

Size	Document Number	Rev
Custom	Roberts Discrete	-1
Date	Tuesday, May 19, 2009	Sheet 55 of 60

ICH9M SMBus Block Diagram



KBC SMBus Block Diagram



Main Source



Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsien 221, Taiwan, R.O.C.

File

SMBus Block Diagram

Size

Document Number

Roberts Discrete


Rev

-1


Date: Tuesday, May 19, 2009



Sheet 56 of 60

Thermal Block Diagram



Audio Block Diagram





DATE	VERSION	NO	PAGE	Modified List	Issue Description	OWNER
01/09	A00	1	29	Stuff R151, no stuff R150.	Change board ID from X02 to A00.	EE
		2	20	Add R5425.	Add resistor 100k ohm pull low to ground. To solve panel blinking issue.	EE
01/12		3	16	Delete R432, R433.	Delete zero ohm resistors for cost concern.	EE
		4	8,10, 11,16 19,29, 39,41, 43,44, 47	Replace R139, R125, R412, R384, R153, R329, R330, R127, R137, PR1, R351, R453, R5400, R365, R28, R30, R31, R32, RN42, RN43, RN44, RN45, RN48, RN22, RN23, RN54, RN53, RN51 with pads.	Replace zero ohm resistors with pad for cost concern.	EE
		01/13	5	44	Change PR9 from pad into 10k ohm resistor. Change C89 from dummy into 0.1u capacitor.	Adding RC circuit.
01/21		6	50	Dummy R3313, Q3301, R3320, C3315, R3327, R3321, R5418, R5419. Add R5431 and D3304. R3305 change to 37.4K ohm.	Changing Power Play voltage control.	EE
		7	34,35	Use 84.27002.L04 for Q13 and Q23.	To prevent components being damaged by high voltages.	EE
01/22		8	41	Change R5413 into zero ohm resistor.		EE
02/02		9	50	Dummy D3304. Undummy R5419.		EE
02/04		11	45	Dummy C67.		EE
		12	29	Add circuit D3305, U5113, R5432, C5390, Q5113, but dummy all. Change R158 to zero ohm resistor.		EE
05/19			1	14 25 17 18 29 30 34 41 44 47 48 52	Change R167 R435 R158 R413 R501 R5412 R5413 PR17 R5212 R5214 R397 R399 R2 R481 R480 R54 R55 R56 R57 to short pad.	
	2		52	change circuit R5218 R5219 to short pad		EE
	3		26	change G3330 G3331 gap type		EE
	4		48	add circuit C4501 C4502		EE
	5		31	Change EC78 0.1u to 1u,Change TC12 to 4.7u but DUMMY		EE

Main Source

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
File			
Change List-EE			
Size	Document Number	Rev	
Custom	Roberts Discrete	-1	
Date: Tuesday, May 19, 2009	Sheet 59	of	60

