

Key-West / Kinney Block Diagram

Project code: 91.4D901.001
PCB P/N : 48.4D901.021
REVISION : 05209-2

CLK GEN³
ICS954226AG

SB

4,5
Mobile CPU
Celeron/Dothan

Host BUS
400MHz

6,7,8,9,10
Alviso
GML

DMI I/F
100MHz

15,16,17,18
ICH6-M

DDRII*2
400MHz^{11,12}

LVDS
LCD¹³

RGB CRT
CRT¹⁴

Mini-PCI²⁵
802.11a/b/g

RJ45
CONN²²

10/100 BCM4401²¹

PCI BUS

RJ11
CONN²²

MODEM²⁶
MDC 1.5 Card

SB

AZALIA

LINE OUT²⁴


OP AMP²⁴
MAX4411

MIC IN²⁴

AZALIA CODEC²³
STAC9200

OP AMP²⁴
TPA6017

SB



2CH SPEAKER

KBC²⁷
H8S/RE144AV^{SC}

Touch
Pad²⁸

Int.
KB²⁸

Power
Switch²⁰
TPS2231

FlashRom²⁹
4Mb
(S12kB)

SMBus
Thermal Sensor¹⁹
& Fan^{SB}
ENC 6N300

PCI EXPRESS
CARD²⁰

USB x 3²⁶

HDD²⁰

DVD/
CD-RW²⁰

SYSTEM DC/DC MAX8734A ³³	
INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_S3

SYSTEM DC/DC TPS5130 ^{34,35}	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D2V_S0 1D8V_S3

MAXIM CHARGER MAX1909 ³¹	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A 5V 100mA

CPU DC/DC MAX1907 ³²	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size A3	Document Number
Key-West / Kinney	
Date: Thursday, December 22, 2005	Sheet 1 of 37
Rev -2	

ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDRQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs



ICH6-M IDE Integrated Series Termination Resistors


DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

Key-West / Kinney difference

	Key-West	Kenny
	non-Wake on LAN from S5	Wake on LAN from S5
R595	Stuff 1K ohm 0402	Dummy
R132, R573	Stuff 0 ohm 0805	Dummy
R360	Dummy	Stuff 1K ohm 0402
R131	Dummy	Stuff 10K ohm 0402
R368	Dummy	Stuff 100K ohm 0402
R367	Dummy	Stuff 200K ohm 0402
U56	Dummy	Stuff NC7SZ32M5X_NL
C172	Dummy	Stuff 0.01U 16V 0402
C174	Dummy	Stuff 10U 6.3V 0805
C308	Dummy	Stuff 0.047U 25V 0603
Q14	Dummy	Stuff DDTTC144EUA-7-F
Q15	Dummy	Stuff FDN338P_NL
U58	Dummy	Stuff SI3456BDV-T1-E3
Q39	Dummy	Stuff 2N7002

-1





6 H_A#[31..3]

VCCP_GMCH_S0
2,5,6,7,9,10,15,17,19,32,37 VCCP_GMCH_S0

1st source: 62.10079.001
2nd source: 62.10053.341

Place testpoint on
H_IERR# with a GND
0.1" away

H_D#[63..0] 6

Layout Note:
Comp0, 2 connect with Zo=27.4 ohm, make
trace length shorter than 0.5" .
Comp1, 3 connect with Zo=55 ohm, make
trace length shorter than 0.5" .

PM_THRMTRIP#
should connect to
IC6H and Alviso
without T-ting
(No stub)

Layout Note:
0.5" max length.



BSEL[1:0] Freq.(MHz)	
LH	100
LL	133

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title
CPU (1 of 2)


Size A3 Document Number
Key-West / Kinney

Date: Friday, December 23, 2005 Sheet 4 of 37 Rev
-2






Only support 400MHz (GML)





Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.




Trace 10 mil wide with 20 mil spacing

Alviso Strapping Signals and Configuration



REV.NO. 1.0
REF. NO. 15577 page 183

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 101 = FSB400 others = Reversed
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	0 = DDR2 (Default) 1 = DDR1
CFG7	CPU Strap	0 = Reserved 1 = Dothan (Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reserve Lanes 1 = Normal (Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	GMCH core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present(Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORk In signal.



910GML(LF C1):71.0GMCH.M28
915GM (LF C1):71.0GMCH.M27



For Banias/Celeron-M:R291=DUMMY
For Dothan A:R291=DUMMY
For Dothan B:R291=0R

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

GMCH (1 of 5)

Size

A3

Document Number

Key-West / Kinney

Date

Friday, December 23, 2005

Sheet


6


of

37


Rev


-2









Supply	Signal Group	Icc-max
1D8V_S3	VCCSM	?
1D5V_DDRDLL_S0	VCCA_SM	0.1A
1D5V_PCIE_S0 1D5V_3GPLL_S0	VCC3G/VCCA_3GPLL	1A
2D5V_3GBG_S0	VCCA_3GBG	0.01A
1D5V_DLVD_S0	VCCD_LVDS	0.05A
2D5V_ALVD_S0	VCCA_LVDS	0.02A
2D5V_TXLVD_S0	VCCTX_LVDS	0.05A
VCCP_GMCH_S0	VTT	0.81A
CORE_GMCH_S0	VCC	3.9A
2D5V_CRTDAC_S0	VCCA_CRTDAC	68mA
3D3V_TVDAC /3D3V_ATVBG_S0	VCCA_TVDAC /VCCA_TVBG	120mA
1D5V_TVDAC_S0	VCCD_TVDAC	24mA
2D5V_TVDAC_S0	VCCHV	0.01A










INVERTER/LCD





CRT







Layout Note:
Place above caps within
100 mils of ICH near F27, P27, AB27

Layout Note:
IDE decoupling

Layout Note:
PCI decoupling





Layout Note:
Place near pin AA19

*Within a given well, 5VREF needs to be up before the
corresponding 3.3V rail


Supply	Signal Group	Icc-max
V5REF_S0	V5REF	0.001A
V5REF_S3	V5REF_SUS	0.01A
3D3V_S0	VCC3_3	0.19A
3D3V_S3	VCCSUS3_3 /VCCLAN3_3	0.39A
2D5V_S0	VCC2_5	0.01A
1D5V_S0	VCC1_5	2.95A
1D5V_S3	VCCSUS1_5 /VCCLAN1_5	0.27A
VCCP_GMCH_S0	V_CPU_IO	0.014A
RTC_AUX_S5	VCCRTC	5uA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


SMBUS (ICH6 ---> SODIMM, CLKGEN)




3V to 5V level shift for HDD & CDROM




PCIRST# Buffer to enhance the driving strength





HDD Connector



NEWCARD Connector




CDROM




Broadcom LAN


BCM4401




LAN/MODEM CONN




10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6




Change LAN solution






緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


3,4,5,7,9,11,13,15,16,17,18,19,20,23,24,27,29,32,34,36,37 3D3V_S0 3D3V_S3 5V_S0





USB POWER



USB PORT




MDC Connector




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
USB / MDC CONN.		
Size	Document Number	Rev
A3	Key-West / Kinney	-2
Date: Friday, December 23, 2005		
Sheet 26 of 37		




INTERNAL KEYBOARD CONNECTOR





POWER BUTTON




Cover Switch




TouchPad Connector






ADAPTER IN




SB



```
Pin3 is System present#
```




CPU_CORE-MAX1907




OCP=30A, Vally current = 27.5A,
Vilim=550mV(55mVp-p*10)

Deeper Sleep Voltage : 0.748V
, S0=L, S1=H, S2=Open,


Boot-up Voltage : 1.2V
 , B0=L, B1=L, B2=Open



VID						Vscore
VID5	VID4	VID3	VID2	VID1	VID0	v
0	1	0	1	1	1	1.34
0	1	1	0	0	0	1.32
0	1	1	0	1	0	1.29
0	1	1	1	0	0	1.26
0	1	1	1	0	1	1.24
0	1	1	1	1	1	1.21
1	0	0	0	0	1	1.18
1	0	0	0	1	1	1.14
1	0	0	1	1	0	1.10
1	0	1	0	0	1	1.05
1	0	1	0	1	1	1.02
1	0	1	1	1	0	0.97
1	1	0	0	0	0	0.94




SYSTEM DC/DC 3D3V S3 / 5V S3




TI TPS5130 for 1.5V, 1.8V, 1.05V.

(1D5V=>CH1 , 1D8V=>CH2 , 1D05V =>CH3)


For 1.5V
SETTING=1.517V




For 1.8V
SETTING=1.8V




For 1.05V
SETTING=1.061V




For 1.05V
SETTING=1.061V



For 1.05V
SETTING=1.061V




For 1.05V
SETTING=1.061V




For 1.05V
SETTING=1.061V




For 1.05V
SETTING=1.061V




For 1.05V
SETTING=1.061V




For 1.05V
SETTING=1.061V




For 1.05V
SETTING=1.061V




TPS5130




OCP 1.05V



OCP 1.8V



OCP 1D5V










緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DC/DC 1D8V/1D5V/1D05V
Size	Document Number	Rev	-2
A3			
Date: Friday, December 23, 2005			Sheet 34 of 37




TI TPS5130 for 1.5V, 1.8V, 1.05V

(1D5V=>CH1 , 1D8V=>CH2 , 1D05V =>CH3)




- 13,31,33,34,36,37 DCBATOUT
- 13,32,33,34,36 5V_S5
- 10,34,36,37 1D05V_S0
- 7,9,10,11,12,16,34,36,37 1D8V_S3
- 13,14,17,18,19,20,24,25,27,28,32,36,37 5V_S0
- 12,36 0D9V_S0
- 17,34,36 1D5V_S3


Run Power



PWRLOGIC



+3D3VRTC



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PWRPLANE&PWRLOGIC	
Size	Document Number	Key-West / Kinney		Rev
A3				-2
Date: Friday, December 23, 2005		Sheet 36 of 37		

