


Gannet Block Diagram



PCB Layer Stackup

*For
High
Speed
Trace*

L1: Signal 1
L2: GND
L3: Signal 2
L4: VCC
L5: Signal 3
L6: GND
L7: Signal 4
L8: Signal 5

*For
Low
Speed
Trace*

L1: Signal 1
L2: GND
L3: Signal 2
L4: Signal 3
L5: VCC
L6: GND
L7: Signal 4
L8: Signal 5

Battery Charger

ATINY12/MAX1645

<i>INPUTS</i>	<i>OUTPUTS</i>
<i>AD+</i>	<i>DCBATOUT</i>

SYSTEM DC/DC

MAX1999

INPUT	OUTPUT
<i>DCBATOUT</i>	5V_S5 +5V_UP_S5 3D3V S5

DDR&VDDR DC/DC⁴⁶

MAX1715/CM8500

INPUT	OUTPUT
<i>DCBATOUT</i>	VGA VCORE 1D25V_SO VVGAEER

CPU_V_CORE

Controller-HIP6301 Drive-ISL6207*2(2 Phase)

<i>INPUT</i>	<i>OUTPUT</i>
<i>DCBATOUT</i>	<i>VCC CORE</i>

SYSTEM POWER^{48,49}TPS5110/FDC653N/APL1117
G913C/LP2951ACM/FDS9412

INPUT	OUTPUT
5V_S3	5V_S0
3D3V_S5	3D3V_S3
	3D3V_S0
	3D3V_LAN_S3
DCBATOUT	1D8V_S5
2D5V_S3	2D5V_S3
VVGADDR	1D8V_S0
	+5V_AUX_S5
	2D5V_S0
	1D5V_S0

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--

Block Diagram


Size	Document Number	Rev
------	-----------------	-----

A3	<i>Gannet</i>	-1
----	---------------	----

Date: Thursday, December 04, 2003 Sheet 1 of 51


J8 REVISION HISTORY

6/12 EMI Bypass Cap.



PCI RESOURCE TABLE



DEVICE	IDSEL	PCI IRQ	REQ#/GNT#
Mini-PCI	AD21	P_INTF#	P_REQ#0/P_GNT#0
R5C554-CardBus A	AD22	P_INTB#	P_REQ#1/P_GNT#1
R5C554-CardBus B	AD22	P_INTC#	P_REQ#1/P_GNT#1
R5C554-IEEE 1394	AD22	P_INTD#	P_REQ#1/P_GNT#1
VGA-ATI M10-P		P_INTA#	
BCM-5705M	AD23	P_INTE#	P_REQ#2/P_GNT#2



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
REVISION HISTORY		
Size A3	Document Number GANNET	Rev -1
Date: Thursday, December 04, 2003	Sheet 2 of	51

Clawhammer HT Interface





11/11 add SCD22U
for AMD suggest.

HTT for CPU sideA
Transmit power
and NB sideA Receive
power

HTT for CPU sideB
Receive power
and NB sideA
Transmit power

LAYOUT: Place bypass cap on topside of board near
HTT power pins that are not connected directly to
downstream HTT device, but connected internally to
other HTT power pins.




BGA754-SKT-U
62.10030.041

Clawhammer DDR Interface

VREF_DDR_MEM

NOTE: Test with passive probes only.


NOTE: Install to bypass op-amp




LAYOUT: Locate close to DIMMs.

NOTE: Remove to bypass op-amp

VREF_DDR_CLAW



LAYOUT: Locate close to CPU.



11/11 NOT SUPPORT ECC CHECK
AMD suggested remove PULL-HI
resistor.


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU(2/4)_DDR





Size A3	Document Number Gannet	Rev -1
Date: Thursday, December 04, 2003		Sheet 5 of 51

Validation Test Points



HDT Connectors




Clawhammer Power and Ground Connections



CLAW HAMMER TO NB








NB TO CLAW HAMMER




K8M400-VD7

71.K8T00.00U








Layout trace 20 mil




Layout trace 20 mil






NEAR N/B ON BOT SIDE







PLACE RNS CLOSE TO FIRST DM (DM2), < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS,
CB PINS



**PULL HIGH STUBS $< 0.8"$, PLACE RPs CLOSE TO SECOND DM (DM1)
NO EQUAL LENGTH LIMITATION**





PLACE BETWEEN DM1, DM2
CLOSE TO FIRST DM (DM 2) < 0.2", TO SECOND DM (DM1) < 1.1"
EQUAL LENGTH LIMITATION WITH SCK/SCK#




	100u	10u	4.7u	0.22u	0.1u	1000p	100p
1D25V_S3 TO GND	2	2	10	10	34	4	4

	220u	0.22u	0.1u
1D25V_S3 TO 2D5V_S3	1	10	34

LAYOUT:Place alternating caps to GND and 2D5_DRAM




LAYOUT:Place a cap every 1 in. on VTT traces between Clawhammer and DDR.




0.22u x 9 4.7u x 9


LAYOUT:Add 100pF and 1000pF on VTT fill near Clawhammer and near DIMMs(both sides).




LAYOUT:Place one 10uF capacitor on each end of the VTT island.







LAYOUT:Locate close to Clawhammer socket.







LAYOUT:Place on backside, evenly spaced around VTT fill.









0.22u x 10






```
1D2V_S0: 7020mA
1D5V_S0: 500mA
1D8V_S0: 407mA
VVGADDR: 490mA
```






		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA(3/3) ATI M10-P POWER			
Size A3	Document Number	Rev -1	
			
Date: Thursday, December 04, 2003	Sheet	16	of 51

All dampings in this page must near the VRAM.




All dampings in this page must near the VRAM.







DUMMY-SRN0



Close to ATI M10-P




CRT




CRT CONN

200mA Rating/Spec 500mA





TV CONN



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CRT / TV		
Size A3	Document Number Gannet	Rev -1
Date: Thursday, December 04, 2003 Sheet 21 of 51		





Power Up Strappings

GPIO[A,C]==>LDT Frequency
00--> 200MHz (Default)

GPIOB==>LDT Width
0--> 8 Bit (Default)

SDA2==>ROMSIP Select
FDA2==>ROMSIP Select [for VT8237]
0--> Disable (default)

SDCS3==> Test Mode Select
PDCS3==> Test Mode Select
0--> Disable (Default)


SDCS1==>Internal EEPROM Strapping
1--> External EEPROM (Default)
SEEDI ==>Internal EEPROM Strapping [for VT8237]
0--> External EEPROM (Default)

SXI==>LPC ROM Select
1--> Enable LPC ROM (Default)


GPIOD==>Transmit PLL Skew Control 1 [0]
SDA0==>Transmit PLL Skew Control 2 [0]
FDA0==>Transmit PLL Skew Control 2 [0]

SDA1==>External loop test mode [0]
FDAl==>External loop test mode [for VT8237]
0--> Disable (default)


SOE==>Auto Reboot
1--> Disable (Default)



HDD




CDROM




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title				
HDD / CDROM				
Size	Document Number			Rev
A3	Gannet			-1
Date:	Thursday, December 04, 2003	Sheet	26	of 51


Put these two Caps near the thermal diode.




SYSTEM SENSOR



**THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B**





180 ms after VCC_G768 > 4.38v, p2, 7





Reserve for G768B works at High Speed

For Ni-MH Battery BL3 Soltion




Gannet-1


J8-SC
Put under CPU Socket





USB CONN




MDC Connector









10/100M Lan Transformer



Giga Lan Transformer



LAN EEPROM





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

Green LED: Speed 100: ON / Speed 10: OFF
Yellow LED: Link: ON, TX/RX: Flash(10Hz)


RJ11 signal must leave the other signal or power plane 100mil.


DOC_TIP, DOC_RING, TIP, RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

RJ45 Connector




緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: LAN Connector	
Size: A3	Document Number: Gannet
Date: Thursday, December 04, 2003	Sheet: 30 of 51







 P_AD[31..0] 23,29,31
 P_C/BE#[3..0] 23,29,31




Title			
MINI-PCI			
Size A3	Document Number		Rev -1
Gannet			
Date: Thursday, December 04, 2003	Sheet	33	of 51






SA DV-2 U78 change from APA2020 to APA2020ARI-TR

J8-SC
Delete "Bo" sound




2,19,21,22,23,24,25,26,27,28,30,32,33,35,37,38,39,40,41,42,43,47,48,49,51

For depop




LINE IN



If R->L 避免 noise
1000P -> 100P


LINE OUT




J8-SD: Remove EC40, EC41
MODIFY BY EMI

For no S/PDIF,
P/N: 22.10257.001
FOXCONN


MIC PREAMP



SB-31-5
Remove Q16, U30, BC200, R168, R167




SB-0724-1




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title			AUDIO (2/2)	
Size	A3	Document Number	Gannet	
Date:	Thursday, December 04, 2003		Sheet	36 of 51

PS/2 CONN




2,3,8,9,10,11,14,16,19,20,21,22,23,24,25,27,28,29,31,32,33,34,35,36,37,39,40,41,42,43,47,48,49,51




2,19,21,22,23,24,25,26,27,28,30,32,33,35,36,37,39,40,41,42,43,46,47,48,50,51

TOUCH PAD




Internal KeyBoard CONN




SB

Keyboard matrix (from vendor)

		US	Jap	Eur	Other
Low Bit	MATRIXID1#	1	1	0	0
High Bit	MATRIXID2#	1	0	1	0







7/09 EMI Bypass cap.





































緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title				PS2 / TOUCHPAD / KB CONN	
Size	A3	Document Number	Gannet		Rev
Date: Thursday, December 04, 2003				Sheet 38 of 51	-1








 Wistron Corporation 21F, 8th. Sec.1, Hsien Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LPCROM / DEBUG PORT	
Size A3	Document Number Gannet
Date: Thursday, December 04, 2003	Sheet 39 of 51 Rev -1








NS87392



FDD




ON Board LAN Setting



K3D Board Ver. Setting

Ver.	PCB_VER0	PCB_VER1	PCB_VER2
SA	0	1	1
SB	0	1	0
SC	1	1	0
SD	0	0	1
-1	1	0	1
-2	1	1	1


FIR



Wistron Corporation








21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
SUPER IO	
Size	Document Number
A3	Gannet
Date: Thursday, December 04, 2003	Sheet 40 of 51

SERIAL PORT





SA DV-3 Change MAX3243CDB TI to MAX3243 MAXIM




PRINTER PORT^{2,3,8,9,10,11,14,16,19,20,21,22,23,24,25,27,28,29,31,32,33,34,35,36,37,38,39,40,42,43,47,48,49,51}



CHECK PULL HIGH




SYSTEM DC/DC
3D3V_S5/5V_S5/1D5V_S5/UP+5V







緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MAX1999/3D3V_S5/5V_S5			
Size A3	Document Number		Rev -1
Gannet			
Date:	Thursday, December 04, 2003	Sheet 45 of	51


VGAPOWER / 1D25V_S0 / Charger Connector








DC/DC (2/3) -- 2.5V /1.8V



DC/DC:1D2V_S0











Current Limit : 1A

40Mils



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
POWERGOOD&ENABLES			
Size	Document Number		Rev
Custom	Gannet		-1
Date: Thursday, December 04, 2003		Sheet 50 of	51



MDC Stand Off
P/N:
34.41Q08.001







LCD Stand Off
P/N:
34.41T01.001



DC/DC Stand Off
P/N:
34.41T02.001

SPARE GATES



S3:34.42P26.001



S1:34.39S03.001



J8-SD
MODIFY
BY EMI



J8-SD
MODIFY BY EMI

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.