


# JV50-TR\_8VRAM Block Diagram


Project code: 91.4FN01.001  
PCB P/N : 48.4FN02.001  
REVISION : 09927-1



JV50-TR8

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


| BLOCK DIAGRAM                                |                 |     |
|----------------------------------------------|-----------------|-----|
| Title                                        | Document Number | Rev |
| A3                                           | JV50-TR8        | -1  |
| Date: Monday, October 05, 2009 Sheet 1 of 63 |                 |     |



JV50-TR8

|                                                                                                                                                    |                          |               |
|----------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|---------------|
| <div><div>緯創資通</div><div><b>Wistron Corporation</b><br/>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                          |               |
| Title                                                                                                                                              |                          |               |
| USB/PCIE Routing                                                                                                                                   |                          |               |
| Size                                                                                                                                               | Document Number          | Rev           |
| A3                                                                                                                                                 | JV50-TR8                 | -1            |
| Date:                                                                                                                                              | Monday, October 05, 2009 | Sheet 2 of 63 |









| State    | Specification   | Notes | ZM200100M2303 |
|----------|-----------------|-------|---------------|
| S0.C0.Px | Tcase Max       | 3     | TBD           |
|          | NB COF          | 1     | 400 MHz       |
|          | VID_VDDNB Min   | 2     | 0.950 V       |
|          | VID_VDDNB Max   | 2     | 0.950 V       |
|          | Startup P-state |       | S0.C0.P7      |
| S0.C0.P0 | CPU COF         | 1     | 2000 MHz      |
|          | TDP             | 3     | TBD           |
|          | VID_VDD Min     | 2     | 1.100 V       |
|          | VID_VDD Max     | 2     | 1.125 V       |
|          | IDD Max         | 3     | TBD           |
| S0.C0.P1 | CPU COF         | 1     | 1800 MHz      |
|          | TDP             | 3     | TBD           |
|          | VID_VDD Min     | 2     | 1.100 V       |
|          | VID_VDD Max     | 2     | 1.125 V       |
|          | CPU COF         | 1     | 1500 MHz      |
| S0.C0.P2 | TDP             | 3     | TBD           |
|          | VID_VDD Min     | 2     | 1.100 V       |
|          | VID_VDD Max     | 2     | 1.125 V       |
|          | CPU COF         | 1     | 1300 MHz      |
|          | TDP             | 3     | TBD           |
| S0.C0.P3 | VID_VDD Min     | 2     | 1.100 V       |
|          | VID_VDD Max     | 2     | 1.125 V       |
|          | CPU COF         | 1     | 1000 MHz      |
|          | TDP             | 3     | TBD           |
|          | VID_VDD Min     | 2     | 1.100 V       |
| S0.C0.P4 | VID_VDD Max     | 2     | 1.125 V       |
|          | CPU COF         | 1     | 800 MHz       |
|          | TDP             | 3     | TBD           |
|          | VID_VDD Min     | 2     | 1.100 V       |
|          | VID_VDD Max     | 2     | 1.125 V       |
| S0.C0.P5 | CPU COF         | 1     | 500 MHz       |
|          | TDP             | 3     | TBD           |
|          | VID_VDD Min     | 2     | 1.100 V       |
|          | VID_VDD Max     | 2     | 1.125 V       |
|          | CPU COF         | 1     | 300 MHz       |
| S0.C0.P6 | TDP             | 3     | TBD           |
|          | VID_VDD Min     | 2     | 1.100 V       |
|          | VID_VDD Max     | 2     | 1.125 V       |
|          | CPU COF         | 1     | 300 MHz       |
|          | TDP             | 3     | TBD           |
| S0.C0.P7 | VID_VDD Min     | 2     | 1.100 V       |
|          | VID_VDD Max     | 2     | 1.125 V       |
|          | CPU COF         | 1     | 300 MHz       |
|          | TDP             | 3     | TBD           |
|          | VID_VDD Min     | 2     | 1.100 V       |

SKT-CPU638P,DANUB  
62.10055.111  
2ND = 62.10055.251  
SKT - BGA638H176

JV50-TR8

|                 |  |                                                                            |  |
|-----------------|--|----------------------------------------------------------------------------|--|
| Title           |  | Wistron Corporation                                                        |  |
| Size            |  | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |  |
| Document Number |  | CPU HT LINK I/F (1/4)                                                      |  |
| Date            |  | Monday, October 26, 2009                                                   |  |
| Sheet           |  | 4 of 63                                                                    |  |
| Rev             |  | -1                                                                         |  |





62.10055.111

JV50-TR8




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                          |  |               |   |       |
|-------|--------------------------|--|---------------|---|-------|
| Title |                          |  | CPU DDR (2/4) |   |       |
| Size  | Document Number          |  | Rev           |   |       |
| A3    | JV50-TR8                 |  | -1            |   |       |
| Date: | Monday, October 26, 2009 |  | Sheet         | 5 | of 63 |

The Processor has reached a preset maximum operating temperature. 100°C  
I=Active HTC  
O=FAN







RS780M Display Port Support(muxed on GFX)

|     |                                    |
|-----|------------------------------------|
| DP0 | GFX_TX0, TX1, TX2, TX3, AUX0, HPD0 |
| DP1 | GFX_TX4, TX5, TX6, TX7, AUX1, HPD1 |

|       |     |     |   |                 |          |
|-------|-----|-----|---|-----------------|----------|
| GTXP0 | UMA | C30 | 1 | SCD1U16V2KX-3GP | PEG_TXP0 |
| GTXP1 | UMA | C29 | 1 | SCD1U16V2KX-3GP | PEG_TXN0 |
| GTXP2 | UMA | C27 | 1 | SCD1U16V2KX-3GP | PEG_TXP1 |
| GTXP3 | UMA | C26 | 1 | SCD1U16V2KX-3GP | PEG_TXN1 |
| GTXP4 | UMA | C25 | 1 | SCD1U16V2KX-3GP | PEG_TXP2 |
| GTXP5 | UMA | C22 | 1 | SCD1U16V2KX-3GP | PEG_TXN2 |
| GTXP6 | UMA | C21 | 1 | SCD1U16V2KX-3GP | PEG_TXP3 |
| GTXP7 | UMA | C19 | 1 | SCD1U16V2KX-3GP | PEG_TXN3 |

- LAN
- MINICARD1
- MINICARD2
- NEW CARD

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


ATI-RS880M\_HT LINK&PCIE(1/3)

Size A3 Document Number JV50-TR8 Rev -1

Date: Monday, October 26, 2009 Sheet 8 of 63











PLACE SATA AC DECOUPLING  
CAPS CLOSE TO SB710





## REQUIRED STRAPS

### REQUIRED SYSTEM STRAPS



## DEBUG STRAPS

|           |       |          |    |
|-----------|-------|----------|----|
| TPAD14-GP | TP137 | PCI_AD23 | 11 |
| TPAD14-GP | TP136 | PCI_AD24 | 11 |
| TPAD14-GP | TP195 | PCI_AD25 | 11 |
| TPAD14-GP | TP135 | PCI_AD26 | 11 |
| TPAD14-GP | TP134 | PCI_AD27 | 11 |
| TPAD14-GP | TP133 | PCI_AD28 | 11 |
| TPAD14-GP | TP130 | PCI_AD29 | 11 |
| TPAD14-GP | TP129 | PCI_AD30 | 11 |

|           | PCI_CLK2                                      | PCI_CLK3                             | CLK_PCI_LOM<br>CLK_PCI4 | PCLK_FWH                   | PCLK_KBC                                        | RTCCLK                                                  | AZ_RST#                                | SB_GPO17, SB_GPO16                                 |
|-----------|-----------------------------------------------|--------------------------------------|-------------------------|----------------------------|-------------------------------------------------|---------------------------------------------------------|----------------------------------------|----------------------------------------------------|
| PULL HIGH | WatchDOG<br>(NB_PWRGD)<br>ENABLED             | USE<br>DEBUG<br>STRAPS               | RESERVED                | IMC<br>ENABLED             | CLKGEN<br>ENABLED<br>(Use Internal)             | INTERNAL<br>RTC<br><br>DEFAULT                          | ENABLE PCI<br>ROM BOOT                 | RQM TYPE:<br>H, H = Reserved<br><br>H, L = SPI ROM |
| PULL LOW  | WatchDog<br>(NB_PWRGD)<br>DISABLED<br>DEFAULT | IGNORE<br>DEBUG<br>STRAPS<br>DEFAULT |                         | IMC<br>DISABLED<br>DEFAULT | CLKGEN<br>DISABLED<br>(Use External)<br>DEFAULT | EXT. RTC<br>(PD on X1,<br>apply<br>32KHz to<br>RTC_CLK) | DISABLE PCI<br>ROM BOOT<br><br>DEFAULT | L, H = LPC ROM<br>L, L = FWH ROM                   |

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

|           | PCI_AD28                          | PCI_AD27                    | PCI_AD26                      | PCI_AD25                    | PCI_AD24                                | PCI_AD23              | PCI_AD30<br>PCI_AD29 |
|-----------|-----------------------------------|-----------------------------|-------------------------------|-----------------------------|-----------------------------------------|-----------------------|----------------------|
| PULL HIGH | USE<br>LONG<br>RESET<br>(DEFAULT) | USE PCI<br>PLL<br>(DEFAULT) | USE ACPI<br>BCLK<br>(DEFAULT) | USE IDE<br>PLL<br>(DEFAULT) | USE DEFAULT<br>PCIE STRAPS<br>(DEFAULT) | Reserved<br>(DEFAULT) | Reserved             |
| PULL LOW  | USE<br>SHORT<br>RESET             | BYPASS<br>PCI PLL           | BYPASS<br>ACPI<br>BCLK        | BYPASS IDE<br>PLL           | USE EEPROM<br>PCIE STRAPS               | Reserved              |                      |

Note: SB700 has 15K internal PU FOR PCI\_AD[30:23]


JV50-TR8

5.18 MEM\_MA\_ADD0 >> 102 A0  
5.18 MEM\_MA\_ADD1 >> 101 A1  
5.18 MEM\_MA\_ADD2 >> 100 A2  
5.18 MEM\_MA\_ADD3 >> 99 A3  
5.18 MEM\_MA\_ADD4 >> 98 A4  
5.18 MEM\_MA\_ADD5 >> 97 A5  
5.18 MEM\_MA\_ADD6 >> 96 A6  
5.18 MEM\_MA\_ADD7 >> 95 A7  
5.18 MEM\_MA\_ADD8 >> 94 A8  
5.18 MEM\_MA\_ADD9 >> 93 A9  
5.18 MEM\_MA\_ADD10 >> 92 A10/AP  
5.18 MEM\_MA\_ADD11 >> 91 A11  
5.18 MEM\_MA\_ADD12 >> 90 A12  
5.18 MEM\_MA\_ADD13 >> 89 A13  
5.18 MEM\_MA\_ADD14 >> 88 A14  
5.18 MEM\_MA\_ADD15 >> 87 A15  
5.18 MEM\_MA\_BANK2 >> 107 BA0  
5.18 MEM\_MA\_BANK0 >> 106 BA1  
5.18 MEM\_MA\_BANK1 >> 105 BA2

5 MEM\_MA\_DATA0 >> 5 DQ0  
5 MEM\_MA\_DATA1 >> 17 DQ1  
5 MEM\_MA\_DATA2 >> 19 DQ2  
5 MEM\_MA\_DATA3 >> 4 DQ3  
5 MEM\_MA\_DATA4 >> 6 DQ4  
5 MEM\_MA\_DATA5 >> 14 DQ5  
5 MEM\_MA\_DATA6 >> 16 DQ6  
5 MEM\_MA\_DATA7 >> 23 DQ7  
5 MEM\_MA\_DATA8 >> 25 DQ8  
5 MEM\_MA\_DATA9 >> 35 DQ9  
5 MEM\_MA\_DATA10 >> 37 DQ10  
5 MEM\_MA\_DATA11 >> 20 DQ11  
5 MEM\_MA\_DATA12 >> 22 DQ12  
5 MEM\_MA\_DATA13 >> 36 DQ13  
5 MEM\_MA\_DATA14 >> 38 DQ14  
5 MEM\_MA\_DATA15 >> 43 DQ15  
5 MEM\_MA\_DATA16 >> 45 DQ16  
5 MEM\_MA\_DATA17 >> 55 DQ17  
5 MEM\_MA\_DATA18 >> 57 DQ18  
5 MEM\_MA\_DATA19 >> 44 DQ19  
5 MEM\_MA\_DATA20 >> 46 DQ20  
5 MEM\_MA\_DATA21 >> 56 DQ21  
5 MEM\_MA\_DATA22 >> 58 DQ22  
5 MEM\_MA\_DATA23 >> 61 DQ23  
5 MEM\_MA\_DATA24 >> 63 DQ24  
5 MEM\_MA\_DATA25 >> 73 DQ25  
5 MEM\_MA\_DATA26 >> 75 DQ26  
5 MEM\_MA\_DATA27 >> 62 DQ27  
5 MEM\_MA\_DATA28 >> 64 DQ28  
5 MEM\_MA\_DATA29 >> 74 DQ29  
5 MEM\_MA\_DATA30 >> 76 DQ30  
5 MEM\_MA\_DATA31 >> 123 DQ31  
5 MEM\_MA\_DATA32 >> 125 DQ32  
5 MEM\_MA\_DATA33 >> 135 DQ33  
5 MEM\_MA\_DATA34 >> 137 DQ34  
5 MEM\_MA\_DATA35 >> 124 DQ35  
5 MEM\_MA\_DATA36 >> 126 DQ36  
5 MEM\_MA\_DATA37 >> 134 DQ37  
5 MEM\_MA\_DATA38 >> 136 DQ38  
5 MEM\_MA\_DATA39 >> 141 DQ39  
5 MEM\_MA\_DATA40 >> 143 DQ40  
5 MEM\_MA\_DATA41 >> 144 DQ41  
5 MEM\_MA\_DATA42 >> 151 DQ42  
5 MEM\_MA\_DATA43 >> 140 DQ43  
5 MEM\_MA\_DATA44 >> 142 DQ44  
5 MEM\_MA\_DATA45 >> 152 DQ45  
5 MEM\_MA\_DATA46 >> 154 DQ46  
5 MEM\_MA\_DATA47 >> 157 DQ47  
5 MEM\_MA\_DATA48 >> 159 DQ48  
5 MEM\_MA\_DATA49 >> 173 DQ49  
5 MEM\_MA\_DATA50 >> 175 DQ50  
5 MEM\_MA\_DATA51 >> 158 DQ51  
5 MEM\_MA\_DATA52 >> 160 DQ52  
5 MEM\_MA\_DATA53 >> 174 DQ53  
5 MEM\_MA\_DATA54 >> 176 DQ54  
5 MEM\_MA\_DATA55 >> 179 DQ55  
5 MEM\_MA\_DATA56 >> 181 DQ56  
5 MEM\_MA\_DATA57 >> 189 DQ57  
5 MEM\_MA\_DATA58 >> 191 DQ58  
5 MEM\_MA\_DATA59 >> 180 DQ59  
5 MEM\_MA\_DATA60 >> 182 DQ60  
5 MEM\_MA\_DATA61 >> 192 DQ61  
5 MEM\_MA\_DATA62 >> 194 DQ62  
5 MEM\_MA\_DATA63 >> 194 DQ63

5 MEM\_MA\_DQS0\_N >> 11 DQS0#  
5 MEM\_MA\_DQS1\_N >> 29 DQS1#  
5 MEM\_MA\_DQS2\_N >> 49 DQS2#  
5 MEM\_MA\_DQS3\_N >> 68 DQS3#  
5 MEM\_MA\_DQS4\_N >> 122 DQS4#  
5 MEM\_MA\_DQS5\_N >> 146 DQS5#  
5 MEM\_MA\_DQS6\_N >> 167 DQS6#  
5 MEM\_MA\_DQS7\_N >> 186 DQS7#  
5 MEM\_MA\_DQS0\_P >> 13 DQS0#  
5 MEM\_MA\_DQS1\_P >> 31 DQS1#  
5 MEM\_MA\_DQS2\_P >> 51 DQS2#  
5 MEM\_MA\_DQS3\_P >> 70 DQS3#  
5 MEM\_MA\_DQS4\_P >> 131 DQS4#  
5 MEM\_MA\_DQS5\_P >> 148 DQS5#  
5 MEM\_MA\_DQS6\_P >> 169 DQS6#  
5 MEM\_MA\_DQS7\_P >> 188 DQS7#

5.18 MEM\_MA0\_ODT0 >> 114 OTD0  
5.18 MEM\_MA0\_ODT1 >> 119 OTD1




Place C2.2uF and 0.1uF < 500mils from DDR connector

ADIMM2



NORMAL TYPE

2ND = 62.10017.A41  
3RD = 62.10017.G81


(A0)



108 MEM\_MA\_RAS# 5.18  
109 MEM\_MA\_WE# 5.18  
113 MEM\_MA\_CAS# 5.18  
110 MEM\_MA\_CS#0 5.18  
115 MEM\_MA\_CS#1 5.18  
79 MEM\_MA\_CKE0 5.18  
80 MEM\_MA\_CKE1 5.18  
30 MEM\_MA\_CLK0\_P 5  
32 MEM\_MA\_CLK0\_N 5  
164 MEM\_MA\_CLK1\_P 5  
166 MEM\_MA\_CLK1\_N 5  
10 MEM\_MA\_DM0 5  
26 MEM\_MA\_DM1 5  
52 MEM\_MA\_DM2 5  
67 MEM\_MA\_DM3 5  
130 MEM\_MA\_DM4 5  
147 MEM\_MA\_DM5 5  
170 MEM\_MA\_DM6 5  
185 MEM\_MA\_DM7 5



DDR\_VREF



LOW 5.2 mm

JV50-TR8

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipai Hsien 221, Taiwan, R.O.C.

|       |                          |                   |    |       |
|-------|--------------------------|-------------------|----|-------|
| Title |                          | DDR SO-DIMM SKT 1 |    | Rev   |
| Size  | Document Number          | JV50-TR8          |    | -1    |
| Date  | Monday, October 26, 2009 | Sheet             | 16 | of 63 |


5,18 MEM\_MB\_ADD0 >> 102 A0  
5,18 MEM\_MB\_ADD1 >> 101 A1  
5,18 MEM\_MB\_ADD2 >> 100 A2  
5,18 MEM\_MB\_ADD3 >> 99 A3  
5,18 MEM\_MB\_ADD4 >> 98 A4  
5,18 MEM\_MB\_ADD5 >> 97 A5  
5,18 MEM\_MB\_ADD6 >> 96 A6  
5,18 MEM\_MB\_ADD7 >> 95 A7  
5,18 MEM\_MB\_ADD8 >> 94 A8  
5,18 MEM\_MB\_ADD9 >> 93 A9  
5,18 MEM\_MB\_ADD10 >> 105 A10/AP  
5,18 MEM\_MB\_ADD11 >> 90 A11  
5,18 MEM\_MB\_ADD12 >> 89 A12  
5,18 MEM\_MB\_ADD13 >> 116 A13  
5,18 MEM\_MB\_ADD14 >> 86 A14  
5,18 MEM\_MB\_ADD15 >> 84 A15  
5,18 MEM\_MB\_BANK2 >> 107 BA0  
5,18 MEM\_MB\_BANK0 >> 106 BA1  
5,18 MEM\_MB\_BANK1 >> 106 BA1

5 MEM\_MB\_DATA0 >> 5 DQ0  
5 MEM\_MB\_DATA1 >> 7 DQ1  
5 MEM\_MB\_DATA2 >> 17 DQ2  
5 MEM\_MB\_DATA3 >> 19 DQ3  
5 MEM\_MB\_DATA4 >> 4 DQ4  
5 MEM\_MB\_DATA5 >> 6 DQ5  
5 MEM\_MB\_DATA6 >> 14 DQ6  
5 MEM\_MB\_DATA7 >> 16 DQ7  
5 MEM\_MB\_DATA8 >> 23 DQ8  
5 MEM\_MB\_DATA9 >> 25 DQ9  
5 MEM\_MB\_DATA10 >> 35 DQ10  
5 MEM\_MB\_DATA11 >> 37 DQ11  
5 MEM\_MB\_DATA12 >> 20 DQ12  
5 MEM\_MB\_DATA13 >> 22 DQ13  
5 MEM\_MB\_DATA14 >> 36 DQ14  
5 MEM\_MB\_DATA15 >> 38 DQ15  
5 MEM\_MB\_DATA16 >> 43 DQ16  
5 MEM\_MB\_DATA17 >> 45 DQ17  
5 MEM\_MB\_DATA18 >> 57 DQ18  
5 MEM\_MB\_DATA19 >> 55 DQ19  
5 MEM\_MB\_DATA20 >> 44 DQ20  
5 MEM\_MB\_DATA21 >> 46 DQ21  
5 MEM\_MB\_DATA22 >> 58 DQ22  
5 MEM\_MB\_DATA23 >> 61 DQ23  
5 MEM\_MB\_DATA24 >> 58 DQ24  
5 MEM\_MB\_DATA25 >> 63 DQ25  
5 MEM\_MB\_DATA26 >> 73 DQ26  
5 MEM\_MB\_DATA27 >> 75 DQ27  
5 MEM\_MB\_DATA28 >> 62 DQ28  
5 MEM\_MB\_DATA29 >> 64 DQ29  
5 MEM\_MB\_DATA30 >> 74 DQ30  
5 MEM\_MB\_DATA31 >> 76 DQ31  
5 MEM\_MB\_DATA32 >> 123 DQ32  
5 MEM\_MB\_DATA33 >> 125 DQ33  
5 MEM\_MB\_DATA34 >> 135 DQ34  
5 MEM\_MB\_DATA35 >> 137 DQ35  
5 MEM\_MB\_DATA36 >> 124 DQ36  
5 MEM\_MB\_DATA37 >> 126 DQ37  
5 MEM\_MB\_DATA38 >> 134 DQ38  
5 MEM\_MB\_DATA39 >> 136 DQ39  
5 MEM\_MB\_DATA40 >> 141 DQ40  
5 MEM\_MB\_DATA41 >> 143 DQ41  
5 MEM\_MB\_DATA42 >> 151 DQ42  
5 MEM\_MB\_DATA43 >> 153 DQ43  
5 MEM\_MB\_DATA44 >> 140 DQ44  
5 MEM\_MB\_DATA45 >> 142 DQ45  
5 MEM\_MB\_DATA46 >> 152 DQ46  
5 MEM\_MB\_DATA47 >> 154 DQ47  
5 MEM\_MB\_DATA48 >> 157 DQ48  
5 MEM\_MB\_DATA49 >> 159 DQ49  
5 MEM\_MB\_DATA50 >> 173 DQ50  
5 MEM\_MB\_DATA51 >> 175 DQ51  
5 MEM\_MB\_DATA52 >> 158 DQ52  
5 MEM\_MB\_DATA53 >> 160 DQ53  
5 MEM\_MB\_DATA54 >> 174 DQ54  
5 MEM\_MB\_DATA55 >> 176 DQ55  
5 MEM\_MB\_DATA56 >> 179 DQ56  
5 MEM\_MB\_DATA57 >> 181 DQ57  
5 MEM\_MB\_DATA58 >> 189 DQ58  
5 MEM\_MB\_DATA59 >> 191 DQ59  
5 MEM\_MB\_DATA60 >> 180 DQ60  
5 MEM\_MB\_DATA61 >> 182 DQ61  
5 MEM\_MB\_DATA62 >> 192 DQ62  
5 MEM\_MB\_DATA63 >> 194 DQ63

5 MEM\_MB\_DQS0\_N >> 110 DQS0#  
5 MEM\_MB\_DQS1\_N >> 29 DQS1#  
5 MEM\_MB\_DQS2\_N >> 49 DQS2#  
5 MEM\_MB\_DQS3\_N >> 68 DQS3#  
5 MEM\_MB\_DQS4\_N >> 129 DQS4#  
5 MEM\_MB\_DQS5\_N >> 146 DQS5#  
5 MEM\_MB\_DQS6\_N >> 167 DQS6#  
5 MEM\_MB\_DQS7\_N >> 186 DQS7#


5 MEM\_MB\_DQS0\_P >> 13 DQS0#  
5 MEM\_MB\_DQS1\_P >> 31 DQS1#  
5 MEM\_MB\_DQS2\_P >> 51 DQS2#  
5 MEM\_MB\_DQS3\_P >> 70 DQS3#  
5 MEM\_MB\_DQS4\_P >> 131 DQS4#  
5 MEM\_MB\_DQS5\_P >> 148 DQS5#  
5 MEM\_MB\_DQS6\_P >> 169 DQS6#  
5 MEM\_MB\_DQS7\_P >> 188 DQS7#

5,18 MEM\_MB0\_ODT0 >> 114 OTD0  
5,18 MEM\_MB0\_ODT1 >> 119 OTD1




Place C2.2uF and 0.1uF < 500mils from DDR connector

NORMAL TYPE



(A2)




DDR2-200P-22-GP-U3  
62.10017.A61  
2ND = 62.10017.A51 3RD = 62.10017.G71  
1ST change to 62.10017.E21  
HI 9.2mm

JV50-TR8

|                                                                            |                 |
|----------------------------------------------------------------------------|-----------------|
| 緯創資通 Wistron Corporation                                                   |                 |
| 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title                                                                      |                 |
| DDR SO-DIMM SKT 2                                                          |                 |
| Size                                                                       | Document Number |
| Custom                                                                     | JV50-TR8        |
| Date: Monday, October 26, 2009                                             | Sheet 17 of 63  |
| Rev                                                                        |                 |
| -1                                                                         |                 |


## PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

## Decoupling Capacitor




## Place these Caps near DM1




Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0.9V\_S3

## Place these Caps near DM2



Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0.9V\_S3







JV50-TR8


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title                     |                          |                |
|---------------------------|--------------------------|----------------|
| DDR DAMPING & TERMINATION |                          |                |
| Size                      | Document Number          | Rev            |
| A3                        | JV50-TR8                 | -1             |
| Date:                     | Monday, October 26, 2009 | Sheet 18 of 63 |




# LCD/INVERTER/CCD CONN



for TR




for TR





| Inverter Pin |            |
|--------------|------------|
| Pin          | Symbol     |
| 1            | Vin        |
| 2            | Vin        |
| 3            | Brightness |
| 4            | BLON       |
| 5            | GND        |
| 6            | GND        |

| CCD Pin |         |
|---------|---------|
| Pin     | Symbol  |
| 1       | CCD_PWR |
| 2       | USB-    |
| 3       | USB+    |
| 4       | GND     |
| 5       | GND     |


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



## CRT I/F & CONNECTOR



## DDC\_CLK & DATA level shift





JV50-TR8

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



| CRT Connector                  |                 |     |
|--------------------------------|-----------------|-----|
| Title                          | Document Number | Rev |
|                                | JV50-TR8        | -1  |
| Date: Monday, October 26, 2009 | Sheet 20 of 63  |     |



SATA Connector




SATA ODD Connector



## BLUETOOTH MODULE

**1.5A / High Active Voltage 2V**



JV50-TR8

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

## BLUETOOTH

Size






|                 |
|-----------------|
| Document Number |
|-----------------|

**JV50-TR8**

---

Date: Thursday, November 12, 2009

Sheet 24 of 63




JV50-TR8




# LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




## LAN Connector

DOC\_TIP,DOC\_RING,TIP,RING:  
W/S : 10/100 @ Surface layers  
10/20 @ Inner layers







**GAIN SETTING**


| GAIN1 | GAIN2 | GAIN   |
|-------|-------|--------|
| 0     | 0     | 6dB    |
| 0     | 1     | 10dB   |
| 1     | 0     | 15.6dB |
| 1     | 1     | 21.6dB |

**Signal inverter for speaker shutdown**

84.2N702.D31  
2ND = 84.2N702.E31



## Internal Speaker

29 SPKR\_L- <>> SPKR\_L-  
29 SPKR\_L+ <>> SPKR\_L+  
29 SPKR\_R- <>> SPKR\_R-  
29 SPKR\_R+ <>> SPKR\_R+




AUD\_SPDIF\_OUT 1 TP164  
5V\_SPDIF\_S0 1 TP158  
LINEOUT\_JD# 1 TP154  
LOUT\_R+1 1 TP163  
LOUT\_L+1 1 TP155  
MIC\_JD# 1 TP168  
AUD\_MICIN\_R\_2 1 TP166  
AUD\_MICIN\_L\_2 1 TP165  
INT\_MIC\_1 1 TP4  
LINEIN\_JD# 1 TP172  
LINE\_IN\_R\_CONN 1 TP171  
LINE\_IN\_L\_CONN 1 TP170


## LINE OUT




## LINE IN



## MIC IN



## INT MIC




JV50-TR8

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


| AUDIO JACK                     |                 |       |
|--------------------------------|-----------------|-------|
| Size                           | Document Number | Rev   |
|                                | JV50-TR8        | -1    |
| Date: Monday, October 26, 2009 | Sheet 30        | of 63 |

# MDC 1.5 CONN




JV50-TR8

|             |                          |                                                                                                             |           |
|-------------|--------------------------|-------------------------------------------------------------------------------------------------------------|-----------|
| <b>緯創資通</b> |                          | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title       |                          |                                                                                                             |           |
| <b>MDC</b>  |                          |                                                                                                             |           |
| Size        | Document Number          |                                                                                                             | Rev       |
|             | <b>JV50-TR8</b>          |                                                                                                             | <b>-1</b> |
| Date:       | Monday, October 26, 2009 | Sheet                                                                                                       | 31 of 63  |



## 5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)







JV50-TR8


**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| CARDREADER- RTS5159            |                 |          |
|--------------------------------|-----------------|----------|
| Size                           | Document Number | Rev      |
|                                | JV50-TR8        | -1       |
| Date: Monday, October 26, 2009 | Sheet           | 32 of 63 |


### **Mini Card Connector(WLAN)**




### ***Mini Card Connector(Robson2 and 3G)***





## Place near MINI1




## NEWCARD Connector



Place them Near to Chip









Place them Near to Connector



JV50-TR8

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                 |                          |       |           |
|-----------------|--------------------------|-------|-----------|
| Title           |                          |       |           |
| <b>NEW CARD</b> |                          |       |           |
| Size            | Document Number          |       | Rev       |
|                 | <b>JV50-TR8</b>          |       | <b>-1</b> |
| Date:           | Monday, October 26, 2009 | Sheet | 34 of 63  |






DXP1:108 Degree  
DXP2:H/W Setting  
DXP3:88 Degree

Place near chip as close as possible





73.07408.L16  
2ND = 73.07408.L15  
3RD = 73.07408.02B








## TOUCH PAD




## Finger printer



JV50-TR8

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


| Title                          |                 |     |
|--------------------------------|-----------------|-----|
| Touch PAD/Finger printer       |                 |     |
| Size                           | Document Number | Rev |
| A3                             | JV50-TR8        | -1  |
| Date: Monday, October 26, 2009 | Sheet 38 of 63  |     |




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|              |                          |                |
|--------------|--------------------------|----------------|
| Title        |                          |                |
| LAUNCH BOARD |                          |                |
| Size         | Document Number          | Rev            |
| A3           | JV50-TR8                 | -1             |
| Date:        | Monday, October 26, 2009 | Sheet 39 of 63 |


## Power Button




## Beckup Button






## WIRELESS Button




## BT/3G Button



## Cover Up Switch





## T/P lock Button



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



|       |                          |       |          |
|-------|--------------------------|-------|----------|
| Title |                          |       | SWITCH   |
| Size  | Document Number          | Rev   |          |
| A3    | JV50-TR8                 | -1    |          |
| Date: | Monday, October 26, 2009 | Sheet | 40 of 63 |






-1\_20091026


P/H @ 1D8V\_S3 PAGE




### Adapter




### CPU\_CORE ISL6265HRTZ




### DCDC 5V/3D3V(RT8205A)




### DCDC 1D2V(TPS51124)




### DCDC 1D1V(TPS51124)




### DCDC 1D8V(RT8209B)




### 1D2V LDO G9161




### 0D9V LDO RT9026




### CHARGER MAX8731



### 2D5V LDO R9161




### 1D5V LDO G9571





JV50-TR8

## Run Power




for TR












79.10712.1.02  
2ND = 79.10712.6JL



79.10712.1.02  
2ND = 79.10712.6JL

$$V_{trip}(mV) = R_{trip}(Kohm) * I_{0}(uA)$$

$$I_{ocp} = (V_{trip}/R_{ds(on)}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$




|        | GND                  | OPEN                 | V5FILT               |
|--------|----------------------|----------------------|----------------------|
| TONSEL | 240k/CH1<br>300k/CH2 | 300k/CH1<br>360k/CH2 | 360k/CH1<br>420k/CH2 |

Vout=0.758V\*(R1+R2)/R2 --> PWM mode  
Vout=0.764V\*(R1+R2)/R2 --> Skip Mode



## G957


1D5V\_S0  
Iomax=1A



For MINI Card.NEW Card power SW

## G9161


1D2V\_S5  
Iomax=400mA



Place near to SB710


## RT9161A

2D5V  
Iomax=0.2A




Place near to CPU

Madison / M96



Now set to 1V for Madison

| VO   | R421 | P/N          |
|------|------|--------------|
| 1D1V | 11K5 | 64.11525.6DL |
| 1V   | 8K2  | 64.82015.6DL |




$$Vo = 0.8 * (1 + (R1/R2))$$

-1\_20091019


JV50-TR8




# Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR





### Check test point



**Test Point**放在Dimm Door打開可量測處

JV50-TR8

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| 1     | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
|-------|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|       |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Title |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|       |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|       |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|       |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

## EMI/Spring/Boss

Size


|  |                 |
|--|-----------------|
|  | Document Number |
|--|-----------------|

**JV50-TR8**

Rev

Date: Monday, October 26, 2009

Sheet 52 of 63



RT8209E for VGA

Iomax=23A, OCP>40A

| M92 XT   |       |       |     |
|----------|-------|-------|-----|
| R1295    | 37.4K | R1297 | 30K |
| VGA_CORE | 1.20V |       |     |

|           | Madison Pro | Park XT | M96 Pro | M92-XT |
|-----------|-------------|---------|---------|--------|
| PWRCNTL_0 |             |         |         |        |
| 0         | 1.00V       | 1.12V   | 1.15V   | 1.20V  |
| 1         | 0.90V       | 0.90V   | 0.90V   | 0.95V  |

|          |             |         |         |
|----------|-------------|---------|---------|
|          | Madison Pro | Park XT | M96 Pro |
| R1297    | 73.2K       | 36.5K   | 30K     |
| VGA_CORE | 1.00V       | 1.12V   | 1.15V   |

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8209E VGA CORE

Size A3


Document Number

Rev -1


Date: Thursday, November 12, 2009

Sheet 53 of 63






Layout notice:  
It should be placed near HDMI connector



**-1\_20091026**




DIS / UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|       |                      |
|-------|----------------------|
| Title | <b>Madison POWER</b> |
|-------|----------------------|

|                                    |                                   |                  |
|------------------------------------|-----------------------------------|------------------|
| Size<br>A2                         | Document Number<br><b>JV71-TR</b> | Rev<br><b>-1</b> |
| Date: Wednesday, November 11, 2009 | Sheet 57 of 63                    |                  |



For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 \* VDDR1.  
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 \* VDDR1.


| DIVIDER RESISTORS | GDDR5 | GDDR3    | DDR3  |
|-------------------|-------|----------|-------|
| MVREF             | 1.5V  | 1.8/1.5V | 1.5V  |
| MVREF TO PWR      | 40.2R | 40.2R    | 40.2R |
| MVREF TO GND      | 100R  | 100R     | 100R  |



| STRAPS                         | PIN            | DESCRIPTION                                                                                                                                                                                    | RECOMMENDED SETTINGS<br>0= DO NOT INSTALL RESISTOR<br>1= INSTALL 10K RESISTOR<br>X= DESIGN DEPENDANT<br>NA= NOT APPLICABLE |
|--------------------------------|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|
| TX_PWRS_ENB<br>(Internal PD)   | GPIO0          | PCIe FULL TX OUTPUT SWING<br>Transmitter Power Savings Enable<br>0= 50% tx output swing<br>1= Full TX output swing                                                                             | 1                                                                                                                          |
| TX_DEEMPH_EN<br>(Internal PD)  | GPIO1          | Transmitter de-emphasis Enable<br>0= Tx de-emphasis disabled<br>1= Tx de-emphasis enabled                                                                                                      | 1                                                                                                                          |
| BIF_GEN2_EN_A                  | GPIO2          | PCIe GEN2 ENABLED<br>0 = Advertises the PCI-E device<br>as 2.5GT/s<br>1 = Advertises the PCI-E device<br>as 5GT/s                                                                              | 1                                                                                                                          |
| AC_BATT                        | GPIO5          | AC (Performance mode) = 3.3 V<br>Battery saving mode = 0.0 V                                                                                                                                   |                                                                                                                            |
| ROMSO                          | GPIO8          | BF CLK PM EN<br>Serial ROM Output from ROM                                                                                                                                                     | 0                                                                                                                          |
| ROMSI                          | GPIO9          | VGA ENABLED<br>Serial ROM Input to ROM                                                                                                                                                         | 0                                                                                                                          |
| ROMIDCFG[3:0]<br>(Internal PD) | GPIO[13,12,11] | SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT<br>if BIOS_ROM_EN=1, then Config[3:0]<br>defines the ROM type<br>if BIOS_ROM_EN=0, then Config[3:0]<br>defines the primary memory aperture size | X X X                                                                                                                      |

| STRAPS                                                                                                                                                                         | PIN                              | DESCRIPTION                                                                                                                                                                                             | RECOMMENDED SETTINGS<br>0= DO NOT INSTALL RESISTOR<br>1= INSTALL 10K RESISTOR<br>X= DESIGN DEPENDANT<br>NA= NOT APPLICABLE |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|
| PWRCTRL_[1,0]                                                                                                                                                                  | GPIO[15,20]                      | Power control signals to control the core voltage regulator                                                                                                                                             |                                                                                                                            |
| BB_EN                                                                                                                                                                          | GPIO21                           | Back Bias (body bias) which minimizes power consumption in battery modes.<br>0V = Disable<br>3D3V = Enable                                                                                              | 0                                                                                                                          |
| AUD[1]<br>AUD[0]                                                                                                                                                               | VGA_HSYNC<br>VGA_VSYNC           | AUD[1:0]<br>00: No audio function<br>01: Audio for DisplayPort and HDMI<br>(if adapter is detected)<br>10: Audio for DisplayPort only<br>11: Audio for both DisplayPort and HDMI                        | 1                                                                                                                          |
| CCBYPASS                                                                                                                                                                       | GENERIC                          |                                                                                                                                                                                                         | 0                                                                                                                          |
| HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature. |                                  |                                                                                                                                                                                                         |                                                                                                                            |
| STRAPS                                                                                                                                                                         | PIN                              | DESCRIPTION                                                                                                                                                                                             |                                                                                                                            |
| GPIO                                                                                                                                                                           | DVPPDATA[23:20]<br>(Internal PD) | Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used. |                                                                                                                            |

| Designator | For M96-M2 | For Mannheim | M92-M2 |
|------------|------------|--------------|--------|
| R_MEM_1    | R628       | 4.7K         | DY     |
| R_MEM_2    | R1230      | 0R           | 680R   |
| R_MEM_3    | R1269      | 4.7K         | 10K    |
| C_MEM      | C961       | 1nF          | 68pF   |



| AMD RESERVED CONFIGURATION STRAPS                                                                              |  |  |  |
|----------------------------------------------------------------------------------------------------------------|--|--|--|
| ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET        |  |  |  |
| H2SYNCR, GENERIC                                                                                               |  |  |  |
| PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET |  |  |  |
| GPIO_28_TD0, GPIO21_BB_EN                                                                                      |  |  |  |

| If BIOS_ROM_EN (GPIO22) = 0          |                | If BIOS_ROM_EN (GPIO22) = 1 |             |
|--------------------------------------|----------------|-----------------------------|-------------|
| Size of the primary memory apertures | GPIO[13,12,11] | Manufacturer                | Part Number |
| 128MB                                | x000           | ST<br>Microelectronics      | M25P05A     |
| 256MB                                | x001           |                             | M25P10A     |
| 512MB                                | x010           |                             | M25P20      |
| 1GB                                  | x              |                             | M25P40      |
| 2GB                                  | x              | CH3815<br>(formerly PMC)    | M25P80      |
| 4GB                                  | x              |                             | Pm25LV512A  |
|                                      |                |                             | Pm25LV010A  |

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 301, Taiwan, R.O.C.

File

Madison Memory / Straps

Size A2

Document Number

JV71-TR

Rev

1

Date: Wednesday, November 11, 2009


Sheet

59

of

60

# GDDR3




DIS

72.41164.H0U

2ND = 72.51G63.C0U



SAMSUNG 1ST=72.41164.H0U  
HYUNIX 2ND=72.51G63.C0U



DIS

72.41164.H0U

2ND = 72.51G63.C0U




JV50-TR8

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title       |                          |                |
|-------------|--------------------------|----------------|
| M92 DDR3 B0 |                          |                |
| Size        | Document Number          | Rev            |
| A3          | JV50-TR8                 | -1             |
| Date:       | Monday, October 26, 2009 | Sheet 60 of 63 |


# GDDR3







DIS

72.41164.H0U  
2ND = 72.51G63.C0U


SAMSUNG 1ST=72.41164.H0U  
HYUNIX 2ND=72.51G63.C0U

**DIS**

72.41164.H0U  
2ND = 72.51G63.C0U



# GDDR3



59.63 DQMA#[0..7] <<>

59.63 RDQSA#[0..7] <<>


59.63 WDQSA#[0..7] <<>

59.63 MAA#[0..12] <<>

59.63 MDA#[63..0] <<>


**72.41164.H0U**

**2ND = 72.51G63.C0U**



**72.41164.H0U**

**2ND = 72.51G63.C0U**



JV50-TR8

**緯創資通 Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **M92 DDR3 A0**

Size A3 Document Number **JV50-TR8** Rev **-1**

Date: Monday, October 26, 2009 Sheet 62 of 63

# GDDR3

