

Leopard Block Diagram

Project code: 91.49Q01.001
PCB P/N : 48.49Q01.021
REVISION : 04216-4 FF

CLK GEN³
ICS954206AG

1394²⁶
Conn

PCMCIA²⁴
1 SLOT

Power Switch²²
TPS2220A

SD/MS²⁴
6 in 1
Card Slot

22,23
PCI 7411
CARDBUS
1394
SD/MS/MMC/S

Mini-PCI²⁹
802.11a/b/g

RJ45²⁶
CONN

10/100 RTL8100C^{25,26}

RJ11²⁵
CONN

MODEM³⁰
MDC Card

MIC IN¹³

AC'97 CODEC²⁷
AD1981B

LINE OUT



SPEAKER
2CH

OP AMP²⁸
G1420BF3U

Docking¹³

4,5
Mobile CPU
Dothan

Host BUS
400/533MHz

6,7,8,9,10
Alviso
GM/GML

DMI I/F
100MHz

16,17,18,19
ICH6-M

DDR1*2^{11,12}
333MHz

LVDS → **LCD**¹⁴

SVIDEO/COMP → **TVOUT**¹³

RGB CRT → **CRT**

BLUE THUMB

DAUGHTER BOARD

USB x 2³⁰
USB x 2

HDD²¹

DVD/
CD-RW²¹

EXPRESSCARD²¹

LPC Debug Conn³³

Power Switch²¹
TPS2231

KBC³¹
NS97551

Comsumer IR²⁹

Touch Pad³¹

Int. KB³¹

Thermal & Fan¹⁹
G768D

FlashRom³²
4Mb
(512kB)

SYSTEM DC/DC MAX1999 ³⁶	
INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_S5

SYSTEM DC/DC TPS5130 ³⁷	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D2V_S0 2D5V_S3

MAXIM CHARGER MAX1909 ³⁴	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A 5V 100mA

CPU DC/DC MAX1907 ³⁵	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size A3	Document Number Leopard
Date: Sunday, February 27, 2005	Rev -4
Sheet 1	of 41

ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs


ICH6-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

Power name description

5V_S0= 5 Voltage power up on system work(S0 state)
5V_S3= 5 Voltage suspend to RAM(S3 state)
5V_S5= 5 Voltage soft off(S5 state)
3D3V_S0= 3.3 Voltage power up on system work(S0 state)
3D3V_S3= 3.3 Voltage suspend to RAM(S3 state)
3D3V_S5= 3.3 Voltage soft off(S5 state)
LVDDR_2D5V= 2.5 Voltage power up on system work(S0 state)
2D5V_S3= 2.5 Voltage suspend to RAM(S3 state)
2D5V_S0= 2.5 Voltage power up on system work(S0 state)

VCC_CORE_S0= CPU VID Voltage power up on system work(S0 state)
1D5V_VCCA_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S5= 1.5 Voltage soft off(S5 state)
DDR_VREF_S3= 1.25 Voltage suspend to RAM(S3 state)
1D25V_S0= 1.25 Voltage power up on system work(S0 state)
1D2_VGA_S0= 1.2 Voltage power up on system work(S0 state) for VGA
1D05V_S0= 1.05 Voltage power up on system work(S0 state)
CORE_GMCH_S0= 1.05 Voltage power up on system work(S0 state) for ALVISO core power
VCCP_GMCH_S0= 1.05 Voltage power up on system work(S0 state)for ALVISO BUSIO power



PCI RESOURCE TABLE

DEVICE	IDSEL	PCI IRQ	REQ# / GNT#
Mini-PCI	AD21	P_INTE#	REQ0#/GNT0#
Cardbus Controller TI7411	AD22	(CARBUS)P_INTG# (1394)P_INTF# (CARD READER)P_INTG#	REQ1#/GNT1#
LAN	AD23	P_INTE#	REQ2#/GNT2#
Blue Thumb	AD24		

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size

Document Number

Rev


A3


Leopard


-4




Date: Sunday, February 27, 2005

Sheet 2 of 41











Alviso Strapping Signals and Configuration


REV.NO. 1.0
REF. NO. 15577 page 183

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 101 = FSB400 others = Reversed
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Dothan (Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reserve Lanes 1 = Normal (Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test Straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	GMCH core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present(Default) 1 = SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK in signal.




2/10 HM1-SC
Intel Sightings
issue 54489





SC 0630
For Dothan A:R93=DUMMY
For Dothan B:R93=0R


ALVISO-GM: 71.0GMCH.08U
ALVISO-PM: 71.0GMCH.08U
ALVISO-GML: 71.0GMCH.0JU




SUPPORT DDR333 ONLY



INTEL SUGGEST





2D5V_S3

FOR DDR1


U17H

ALVISO-GM

VCCP_GMCH_S0

NCTF




CORE_GMCH_S0



SERIES DAMPING


PUMA-SC

Change RN to small size



PARALLEL TERMINATION

PULL HIGH STUBS <0.8", PLACE RPs CLOSE TO DM2
NO EQUAL LENGTH LIMITATION







Digital Signal CONN

PUMA SC

Docking Connector




Close to Docking CN

Analog Signal CONN




Please close to ICH6


HP suggest



PUMA SC




PUMA SC




CIR,CIR_PR,CIR_KBC are connect together. default setting 12/12


1209 -2



PUMA SC



PUMA SC



CIR,CIR_PR,CIR_KBC are connect together. default setting 12/12

3,5,7,9,11,14,16,17,18,19,20,21,22,23,24,25,27,29,30,31,32,36,38,40,41

14,18,19,20,21,23,27,28,29,32,36,39,40,41

14,26,30,32,37,38,40,41

14,15,35,37,38,39


14,35,37,38,39,40,41

14,15,35,37,38,39

SD 0812


HM1-SD FOR EMI

SD 0812



INPUT	FUNCTION
LOW	B0
HIGH	B1

Place near the GMCH




Place near the DOCK

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title	Board to board conn/ Docking	Rev	-4
Size	A3	Document Number	Leopard
Date	Monday, February 28, 2005	Sheet	13 of 41

INVERTER/LCD



	PWR	CHR	HDD	IR	CAPS	7421
PR Botton	Amber LED4	Amber LED5	Amber LED6	U42	Amber LED1	Amber LED2
PA Top	Blue LED8	Blue LED7	Blue LED9	U64	Blue LED1	Blue LED2


SC 0705
change R from 100 to 200 ohm
PUMA SC



PA & PR diffent parts


	PA	PR
LED1	83.00190.Y70	83.00190.W70
LED2	83.00190.Y70	83.00190.W70
LED4	Dummy	83.00110.D70
LED5	Dummy	83.00110.D70
LED6	Dummy	83.00110.D70
LED7	83.00110.E70	Dummy
LED8	83.00110.E70	Dummy
LED9	83.00110.E70	Dummy
U64	56.15006.001	Dummy
U42	Dummy	56.15006.001
R256	63.20134.1D1	63.12234.1D1
R257	63.20134.1D1	63.12234.1D1
R258	63.20134.1D1	63.12234.1D1
R93	63.20134.1D1	63.12234.1D1
R112	63.20134.1D1	63.12234.1D1


CBUS1	21.H0088.001	21.H0088.001
R176	63.10334.1D1	Dummy
R177	Dummy	63.10334.1D1





010804 Modified on Astro ID request

CIR FOR FF











SMBUS(ICH6 ---> SODIMM,CLKGEN)



PUMA SC





PCIRST# 3V to 5V level shift for HDD & CDROM

ICH6 asserts PLTRST# to reset devices on the platform.


Secondary PCI Bus reset signal.

PCIRST# Buffer to enhance the driving strength






Reserve for G768B
works at High
Speed



Put these two Caps near the thermal diode.




SYSTEM SENSOR



THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B

180 ms after VCC_G768 > 4.38v, p2, 7




The symbol use 2nd source
The P/N is the main source
Main source:20.D0152.103
2nd source:20.D0012.103



PUMA SC




SD 0817



SD 0817



SD 0727



1015-1

R47:5K SET TO 120°C
Must close to MAX6509

Put under CPU Socket

MAX6509HAUK-T-U

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509

MAX6509


緯創資通

Wistron Corporation



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
G768D		
Size	Document Number	Rev
A3	Leopard	-4
Date:	Monday, February 28, 2005	Sheet 20 of 41



HDD Connector




NEWCARD Connector




CDROM





SMBUS(ICH6 - -NEWCARD, LAN)








Bypass/Decoupling Capacitors
Should be places as close to
PCI7421 as possible




7411:71.07411.00U
7421:71.07421.00U






HM1-SE
TI
update
sepc.




PCMCIA Socket



Cardbus I/F






SD 0813

SC 0708

Close to LAN
chip




PUMA SC

1201 -2

Blue thumb


Place on bottom side

From NEW!



BC0EX2 connect to PCI_AD22 on main board.
BC0EX1 connect to ICH_PME# on main board.


POWER SWITCH




10/100 LAN Transformer

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6


10/100M Lan Transformer




1394 Connector




These components near to chip side.






MINI-PCI




The symbol use 2nd source
The P/N is the main source
Main source:62.10032.001
2nd source:62.10032.031




USB POWER





MDC Connector





INTERNAL KEYBOARD CONNECTOR


KROW[1..8] 31 KCOL[1..16] 31



the matrix table for PCB




KBC_MATRIX2, KBC_MATRIX1		
PA	PR	
FF	00	01
DF	10	11

	NONE Quick Play	Quick Play
MATRIXID1#	0	1




LAUNCH Board

POWER BUTTON





TouchPad Connector




Adaptor in to generate DCBATOUT

Layout 200mil



BATTERY CONNECTOR


CPU_CORE-MAX1907




OCP=30A, Vally current = 27.5A,
Vilim=550mV(55mVp-p*10)

Deeper Sleep Voltage : 0.748V
S0=L, S1=H, S2=Open,

Boot-up Voltage : 1.2V
B0=L, B1=L, B2=Open



VID							Vcore
VID5	VID4	VID3	VID2	VID1	VID0	V	V
0	1	0	1	1	1	1.340	
0	1	1	0	0	0	1.324	
0	1	1	0	1	0	1.292	
0	1	1	1	0	0	1.260	
0	1	1	1	0	1	1.244	
0	1	1	1	1	1	1.212	
1	0	0	0	0	1	1.180	
1	0	0	0	1	1	1.148	
1	0	0	1	1	0	1.100	
1	0	1	0	0	1	1.052	
1	0	1	0	1	1	1.020	
1	0	1	1	1	0	0.972	
1	1	0	0	0	0	0.940	



SYSTEM DC/DC 3D3V_S5 / 5V_S5

3,5,7,9,11,13,14,16,17,18,19,20,21,22,23,24,25,27,29,30,31,32,36,38,40,41 3D3V_S0
 17,18,19,21,25,29,31,35,39,40 3D3V_S5
 16,20,31,32,34,35,36 3D3V_AUX
 14,18,20,36,38 5V_S5
 14,15,35,38,39 5V_AUX
 14,35,38,39,40,41 DCBATOUT

3V = 4Arms,
 OCP>6A

5V = 5Arms,
 OCP>6.8A

These components should be
 located near by MAX1977

These components should be
 located near by MAX1977

ILIM5: $5V * 200K / (200K + 300K) = 2.0V$
 $200mV / 24 = 8.3A$
 OCP point = $8.3A + 1/2 \text{Ripple}$

ILIM3: $5V * 200K / (200K + 300K) = 2.0V$
 $200mV / 24 = 8.3A$
 OCP point = $8.3A + 1/2 \text{Ripple}$
 OCP point = $20A + 1/2 \text{Ripple}$


ILIM*=Vcc 100mV
 ILIM*=Vref 200mV
 OCP= $0.1V_{th}/R_{ds(on)} + 0.5 \text{Ripple}$

5V_S5 spec. = 10mA



TI TPS5130 for 2.5V, 1.5V, 1.05V.




TI TPS5130 for 2.5V, 1.5V, 1.05V
(1D5V=>CH1 , 2D5V=>CH2 , 1D05V =>CH3)




1D5V/5A
OCP=10A



2D5V/5A
OCP=10A




1D05V/5A
OCP=10A




SD 0727

1.5V_S5 (For ICH6)




I_{max}=300mA

Power budget: 1.25V/2.2Apeak (For DDR1_VTT)




L3# circuit

FOR GMCH Power




39 DDR_VREF_1



FOR DDR Power

Run Power

0223 -3



Suspend Power



