


HBU16-1.2 Intel UMA Block Diagram



Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Cofig Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK.	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

PCIE Routing page 19


LANE1	LAN
LANE2	MiniCard WLAN

USB Table page 19

USB	
Pair	Device
0	USB3
1	FREE
2	External USB3
3	FREE
4	External USB2
5	FREE
6	WLAN
7	BLUETOOTH
8	CARD_READER
9	FREE
10	CAMERA
11	FREE

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

SMBus




Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality(Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:


- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

<Core Design>



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Table of Content	
Size A3	Document Number
HBU16 1.2	
Date: Tuesday, June 30, 2009	Rev 1
Sheet 2 of 41	



Layout notes
Z= 55 Ohm 0.5" MAX for GTLREF




Layout Note:
Comp0, 2 connect with Zo=27.4ohm, make trace length shorter than 0.5".
Comp1, 3 connect with Zo=55ohm, make trace length shorter than 0.5".





Layout Note:
Place as close as possible to the CPU VCCA pin.



Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.



 緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size		CPU (3 of 3) HBUI6 1.2	
Document Number		Rev 1	
Date:	Thursday, July 09, 2009	Page:	5 of 41





Place them near to the chip (< 0.5")





<Core Design>












 Wistron Corporation 21F, 88, Sec. 1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Capiga (6 of 6)	
Size	Document Number
HBU16 1.2	
Date: Tuesday, June 30, 2009	Sheet 11 of 41
1	


Layout Note:
Place near DM1



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS




Layout Note:
Place these resistors
closely DM1, all
trace length Max=1.5"




M_A A0	102	A0
M_A A1	101	A1
M_A A2	100	A2
M_A A3	99	A3
M_A A4	98	A4
M_A A5	97	A5
M_A A6	96	A6
M_A A7	95	A7
M_A A8	94	A8
M_A A9	93	A9
M_A A10	92	A10
M_A A11	91	A11
M_A A12	90	A12
M_A A13	89	A13
M_A A14	88	A14
M_A A15	87	A15
M_A BS#0	107	BA0
M_A BS#1	106	BA1
M_A DQ0	5	DQ0
M_A DQ1	7	DQ1
M_A DQ2	17	DQ2
M_A DQ3	19	DQ3
M_A DQ4	19	DQ4
M_A DQ5	6	DQ5
M_A DQ6	14	DQ6
M_A DQ7	15	DQ7
M_A DQ8	23	DQ8
M_A DQ9	25	DQ9
M_A DQ10	35	DQ10
M_A DQ11	37	DQ11
M_A DQ12	20	DQ12
M_A DQ13	22	DQ13
M_A DQ14	36	DQ14
M_A DQ15	38	DQ15
M_A DQ16	43	DQ16
M_A DQ17	45	DQ17
M_A DQ18	55	DQ18
M_A DQ19	57	DQ19
M_A DQ20	44	DQ20
M_A DQ21	46	DQ21
M_A DQ22	56	DQ22
M_A DQ23	58	DQ23
M_A DQ24	61	DQ24
M_A DQ25	63	DQ25
M_A DQ26	73	DQ26
M_A DQ27	75	DQ27
M_A DQ28	62	DQ28
M_A DQ29	64	DQ29
M_A DQ30	74	DQ30
M_A DQ31	76	DQ31
M_A DQ32	123	DQ32
M_A DQ33	125	DQ33
M_A DQ34	135	DQ34
M_A DQ35	137	DQ35
M_A DQ36	124	DQ36
M_A DQ37	126	DQ37
M_A DQ38	134	DQ38
M_A DQ39	136	DQ39
M_A DQ40	141	DQ40
M_A DQ41	143	DQ41
M_A DQ42	151	DQ42
M_A DQ43	153	DQ43
M_A DQ44	140	DQ44
M_A DQ45	142	DQ45
M_A DQ46	152	DQ46
M_A DQ47	154	DQ47
M_A DQ48	157	DQ48
M_A DQ49	159	DQ49
M_A DQ50	173	DQ50
M_A DQ51	175	DQ51
M_A DQ52	158	DQ52
M_A DQ53	160	DQ53
M_A DQ54	174	DQ54
M_A DQ55	176	DQ55
M_A DQ56	179	DQ56
M_A DQ57	181	DQ57
M_A DQ58	189	DQ58
M_A DQ59	191	DQ59
M_A DQ60	180	DQ60
M_A DQ61	182	DQ61
M_A DQ62	192	DQ62
M_A DQ63	194	DQ63

M_A DQ5#0	11	DQ50
M_A DQ5#1	29	DQ51
M_A DQ5#2	49	DQ52
M_A DQ5#3	68	DQ53
M_A DQ5#4	129	DQ54
M_A DQ5#5	146	DQ55
M_A DQ5#6	167	DQ56
M_A DQ5#7	186	DQ57
M_A DQ50	13	DQ50
M_A DQ51	31	DQ51
M_A DQ52	51	DQ52
M_A DQ53	70	DQ53
M_A DQ54	131	DQ54
M_A DQ55	149	DQ55
M_A DQ56	169	DQ56
M_A DQ57	188	DQ57






DM2

1st: 62.10017.E11
2nd: 62.10017.691
3nd: 62.10017.891



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR2-SODIMM SLOT1			
Size	Document Number	Rev	
Custom	HBU16 1.2	1	
Date:	Thursday, July 09, 2009	Sheet	12 of 41



```
1st: 62.10017.B51
2nd: 62.10017.E81
```



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author																																																																																																																																														

Size	Document Number
------	-----------------


DDRII-SODIMM SLOT2

HBU16 1.2

Rev





Date: Thursday, July 09, 2009 Sheet 13 of 41

CRT I/F & CONNECTOR



Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



5V @ ext. CRT side




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size	Document Number	Rev
A3	HBU16 1.2	1
Date: Thursday, July 09, 2009		
Sheet 14 of 41		







LCD / INVERTER INTERFACE / CAMERA

White LED:
Lite-On 83.00191.D70
Everlight 83.19217.F70



	SIZE_DET0 (Pin27)	SIZE_DET1 (Pin19)
15.4"	1	1
17.0"	0	1
15.6"	1	0
16.0"	0	0

1st: 20.F1296.046
 2nd: 20.F1270.046




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector/CAM/LED**

Size A3 Document Number: **HBU16 1.2** Rev **1**

Date: Thursday, July 09, 2009 Sheet 15 of 41



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	
-------	--


Clock Generator ICS9LPRS355



Size	Document Number	Rev
------	-----------------	-----

	HBU16 1.2	1
--	------------------	----------

Date: Thursday, July 09, 2009 Sheet 16 of 41












緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ICH9-M (4 of 4)	
Size	Document Number
HBU16 1.2	
Date: Thursday, July 09, 2009	Sheet 21 of 41

SATA HDD Connector



ODD Connector



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title




HDD/CDROM/USB/BT

Size A3 Document Number






HBU16 1.2

Date: Thursday July 09, 2009 Sheet 22 of 41

Rev 1




EEPROM LED OPTION USE '01'
(DEFINED IN SPEC)
=> LED1 : LINK (Green)
=> LED2 : ACT (Yellow)
(BOTH 10/100 AND GIGA CHIP)





HDMI Connector

PC1	PC0	(dB)
0	0	8
0	1	4
1	0	12
1	1	0




Mini Card Connector1(802.11a/b/g)




LAN Connector

10/100M Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

PIN A1 : GREEN
PIN A3 : ORANGE
PIN B2 : YELLOW



Green : Link up
Blinking : TX/RX activity

Remark:
Add trace width to 20mils
for RJ1 pin4, 5 and pin 7, 8.


Golden Finger for Debug Board

TOP VIEW (A)



A15 (B1)
A14 (B2)
:
:
:
A2 (B14)
A1 (B15)

BOTTOM VIEW (B)

Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPE17 Elec. P3-46



Please put near board edge.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LAN CONN/Debug		
Size	Document Number	HBU16 1.2	
Date	Thursday, July 09, 2009	Sheet	27 of 41

GAIN	R568
-46 dB	DY
-18 dB	Install

Default gain is -46 dB without populating the 10-Kohm pull-up resistor.

Note: In order for the audio codec to Wake on Jack, the CODEC VAUX pin (VAUX_3.3, pin2&6) must be powered by a rail that is not removed unless AC power is removed.

Close to Modem

Close to SPKR1.

Speaker

1st: 20.D0197.104
2nd: 20.F0984.004
3rd: 20.D0209.104

AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.

Layout Note: Path from +5VS_AUD to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms)

Place bypass caps very close to device.

Close to U32.

Close to U32.

MIC

1st: 20.D0197.104
2nd: 20.F0984.004
3rd: 20.F0689.004

1st: 20.K0320.015
2nd: 20.K0343.015

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taichung Metro. 421, Taiwan, R.O.C.

AUDIO CODEC CX20583-11Z

HBU16 1.2




1

Internal KeyBoard Connector


29 KROW[1..8] <<< <<< <<<
29 KCOL[1..18] <<< <<< <<<

Keyboard matrix (from vendor)


	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




TouchPad Connector



1st: 20.K0320.010
2nd: 20.K0343.010




Please populate close TPAD1




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	KeyBoard-CONN		
Size A3	Document Number	HBU16 1.2	Rev 1
Date: Thursday, July 09, 2009	Sheet	30	of 41



Run Power




+5VALW to +5V Transfer




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PWRPLANE			
Size	Document Number	Rev	
A3	HBU16 1.2	1	
Date: Thursday, July 09, 2009		Sheet	32 of 41




Need Check MAXIM Sming Use MAX8731 or MAX8731A

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size


Document Number

Warrior


Rev

Date: Thursday, July 09, 2009


Sheet 34 of 41



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ISL6266CCRZ CPU CORE (1/2)		
Size	Document Number	Rev
A3	HBU16 1.2	1
Date: Thursday, July 09, 2009 Sheet 35 of 41		



TI TPS51116 for 1D8V and 0D9V




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	TPS51116 1D8V/0D9V
-------	---------------------------

Size A3	Document Number HBU16 1.2	Rev 1
Date: Thursday, July 09, 2009	Sheet 38 of 41	





SPR1: 34.13B01.001,
 SPR3: 34.39S07.003, 34.39S07.101
 SPR4: 34.49U24.001,
 SPR5: 34.13B01.001,
 SPR6: 34.4B312.002, 34.4B312.101
 SPR7: 34.40U07.001, 34.40U07.101

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	MISC
Size A3	Document Number
Date: Tuesday, June 30, 2009	HBU16 1.2 Sheet 41 of 41
Rev	1