


- USB BD
- I/O BD
- CRT BD
- Power BD
- Finger Printer BD
- AV BD
- BT BD



PCB LAYER	
L1:	Top
L2:	VCC
L3:	Signal
L4:	Signal
L5:	GND
L6:	Bottom

CPU DC/DC ISL62882 38, 39	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

SYSTEM DC/DC TPS51123 48	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC RT8209E 41	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3

SYSTEM DC/DC RT8209E 41	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0

SYSTEM DC/DC RT8209E 42	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

LDO RT9025 43	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

LDO RT9026 43	
INPUTS	OUTPUTS
1D5V_S3	0D75_S0 DDR_VREF_S3

SYSTEM DC/DC ISL62881 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

CHARGER BQ24745 46	
INPUTS	OUTPUTS
DCBATOUT	BT+

D

C





B

A



3





 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title	
Reference Document Number LA46-UMA	
Size A2	Re
Date: Monday, January 18, 2010	Sheet 2 of 48




FSC	0	1
SPEED	133MHz (Default)	100MHz














Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V
















PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



Integrated VccSus1_05, VccSus1_5, VccCl1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable


-1 1230

HDD

ODD

<Var Name>

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C	
Title	
PCH (1/9)-SATA / SPI / LPC	
Size A3	Document Number LA46-UMA
Date	Monday, January 18, 2010
Sheet 14	of 48
Rev 1	




5

4

3

2

1







5

4
































3

2

1




BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI



DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.

Danbury Technology:
Disabled when Low.
Enable when High.


Pair	Device
0	NC
1	USB3
2	USB1
3	WLAN
4	Card Reader
5	WWAN
6	Disable (HM55)
7	Disable (HM55)
8	USB2
9	Blue Tooth
10	Finger Print
11	NC
12	Express Card
13	Camera





A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default


緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C	
Title	
PCH (5/9)-PCI / USB	
Size A3	Document Number LA46-UMA
Date	Monday, January 18, 2010
Sheet	18 of 48
Rev	1


GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.












Title			
PCH (6/9)-GPIO/VSS_NCTF/RSVD			
Size A3	Document Number LA46-UMA		Re
Date:	Monday, January 18, 2010	Sheet	19 of 48














SATA Connector





ODD Connector





SB 1016







for AR8131M apply in the future



SB: sorurcer OBS , so change part.
0925



<Variant Name>

緯創資通

Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

LAN AR8131/8132

Size
A3


Document Number
LA46-UMA

Rev
1



Date: Monday, January 18, 2010

Sheet 29 of 48

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




LAN Connector




<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title LAN CONN			
Size A3	Document Number LA46-UMA		Rev 1
Date:	Monday, January 18, 2010	Sheet 30	of 48


MOVE MINI CARD TO I/O BOARD




Should be in DC-IN board






USB x 2 Connector




Bluetooth Power




SUPPORT G-SENSOR




```
65W_90W# : High 65W / Low 90W
DISCRETE# : High UMA / Low Discrete
SG_DIS#   : High LB46 / Low LA46
```









Internal KeyBoard Connector




⁵ **Cover Up Switch**







		Wistron Corporation 21F, 808 Sec. 1, Hsin Tai Wp. Rd., Neichin, Taipei Hsien 221, Taiwan, R.O.C	
Title			
LED_POWERBD CONN		Rev 1	
Size A3	Document Number LA46-UMA		
Date:	Monday, January 18, 2010	Sheet	34 of 48





Run Power



For Discharge



CHECK




<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec. 1, San Tai Wu Rd., Jieshih,
Taipei Hsien 221, Taiwan, R.O.C

File	Run PWR	Rev
Size	Document Number	1
A2	LA46-UMA	
Date	Monday, January 26, 2010	Sheet 35 of 48




RT8209E for 1D05V_VTT




File		Rev	
RT8209E_1D05V_VTT		1	
Size	Document Number		
Customer	LA46-UMA		
Date	Monday, January 18, 2010	Sheet	41 of 48

緯創資通 Wistron Corporation
21F, Bldg. 1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 221, Taiwan, R.O.C.

RT9025 for 1D8V_S0



RT9026 for 0D75V_S3





<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C


Title			RT9025 1D8V/ RT9026 0D75
Size	Document Number	Rev	
Custom	LA46-UMA	1	
Date:	Monday, January 18, 2010	Sheet	42 of 48






緯創資通		Wistron Corporation	
		21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
File			
<Title>			
Size	Document Number		Rev
A2	LA80-LUMA		1
Date:	Monday, January 18, 2010		Sheet 44 of 48

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

47 AD / BATT CONN

Size

Document Number

Custom

LA46-UMA

Date:

Monday, January 18, 2010

Sheet

46 of 48

Rev

1

