


SJV50-CP Block Diagram

Project code: 91.4GH01.001

PCB P/N : 48.4GH01.0SB

REVISION : 09284-SB



CPU DC/DC ISL62882	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 45, 46
SYSTEM DC/DC TPS51123	
INPUTS	OUTPUTS
DCBATOUT	5V_S5
	3D3V_S5 47
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 48
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 48
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 49
RT9025	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0 50
G2997	
INPUTS	OUTPUTS
1D5V_S3	0D75_S0 50
SYSTEM DC/DC ISL62881	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 52
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	+VGA_CORE 53
CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 51

PCB STACKUP

TOP	_____
GND	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SJV50

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Block Diagram	
Size	Document Number
A3	SJV50-CP
Date:	Rev
Wednesday, October 21, 2009	SB
Sheet 1 of 67	

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SD0	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPI015	Weak internal pull-down. Do not pull high.
GPI08	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	LAN
LANE2	MiniCard WLAN

USB Table


Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel (X)
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print (X)
11	Blue Tooth
12	MINIC2
13	Cardreader

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

SJV50



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number SJV50-CP		Rev SB
Date: Wednesday, October 21, 2009		Sheet 2 of	67





SB 0821



CPU JTAG








2ND = 62.10055.321

62.10040.611



2ND = 62.10055.321


62.10040.611

SJV50

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (6/7)		
Size A3	Document Number SJV50-CP	Rev SB
Date: Wednesday, October 21, 2009	Sheet 9 of 67	

20 M_VREF_DQ_DIMM0 <<<
21 M_VREF_DQ_DIMM1 <<<

Protein	TP	CFG
AFTF14P-GP	TP38	CFG0
AFTF14P-GP	TP27	CFG1
		CFG2
		CFG3
		CFG4
AFTF14P-GP	TP2	CFG5
AFTF14P-GP	TP3	CFG6
		CFG7
AFTF14P-GP	TP2	CFG8
AFTF14P-GP	TP28	CFG9
AFTF14P-GP	TP3	CFG10
AFTF14P-GP	TP2	CFG11
AFTF14P-GP	TP2	CFG12
AFTF14P-GP	TP28	CFG13
AFTF14P-GP	TP2	CFG14
AFTF14P-GP	TP38	CFG15
AFTF14P-GP	TP28	CFG16
AFTF14P-GP	TP30	CFG17




AUBURN



62.10040.611

RESERVED


VSS AP34





VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.





CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.







SB 0812



SJV50

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3

Date: Wednesday, October 21, 2009


Document Number

SJV50-CP


Sheet 14 of 67

Rev



SB




**These pins are left as NC,
because the function is disable.**




BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI




**These pins are left as NC,
because the function is disable.**



Danbury Technology
Disabled when Low.
Enable when High.



USB	
Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel (X)
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print (X)
11	Blue Tooth
12	MINIC2
13	Cardreader













A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality


GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.








SB 0817




Place these caps
close to VTT1 and
VTT2.







Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA




NORMAL TYPE



SJVS0



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DDRIII Socket DM2		
Size			Custom		
Date			Wednesday, October 21, 2009		
Sheet			21 of 67		
Rev			SB		





SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-




$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1






LCD/INVERTER/CCD CONN






modify by RF



Internal Mic




Reserve direct connector to KBC




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD CONN			
Size	Document Number	SJV50-CP	Rev
Date:	Wednesday, October 21, 2009	Sheet 23 of 67	SB

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR

CT87 and CT43
FOR UMA, change to 27pF
(78.27034.1FL)




Hsync & Vsync level shift

-1 1005

L=>B0 -UMA
H=>B1 -DIS


For UMA CRT



For DIS CRT

DDC_CLK & DATA level shift


FB2 FUSE-1D1A6V-4GP-U
69.50007.691
2nd = 69.50007.771









SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CRT CONN			
Size	Document Number		Rev
	SJV50-CP		SB
Date:	Wednesday, October 21, 2009		Sheet 24 of 67



Close HDMI1



SJV50


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title HDMI CONNECTOR

Size A3 Document Number SB

Date: Wednesday, October 21, 2009 Sheet 25 of 67


SATA Connector



SJV50

Title		HDD CONN	
Size	Document Number	SJV50-CP	
Date:	Wednesday, October 21, 2009	Sheet	26 of 67
Rev		SB	

SJV50



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size	Document Number
------	-----------------


SJV50-CP

V	SB
---	----

Date: Wednesday, October 21, 2009

Sheet	27	of	67
-------	----	----	----

BLUETOOTH MODULE



SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number

SJV50-CP

Rev

SB

Date: Wednesday, October 21, 2009

Sheet 28 of 67

- 1

C




D



	E
--	---

AUDIO OP AMPLIFIER

SB 0820



SJV50

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO AMP AND JACK

Size

Document Number

SJV50-CP


Rev

SB


Date: Wednesday, October 21, 2009

Sheet 33 of 67


Internal Speaker



LINE OUT




MIC IN



SJV50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
AUDIO jack			
Size	Document Number	Rev	
	SJV50-CP	SB	
Date:	Wednesday, October 21, 2009	Sheet 34 of	67



SJV50

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MDC	
Size	Document Number
SJV50-CP	
Date: Wednesday, October 21, 2009	Rev SB
Sheet 35	of 67




for T8 thermal diode




84.T3904.C11
2nd = 84.03904.P11

C1252 & C1254 CLOSE TO G787

for system thermal diode



84.T3904.C11
2nd = 84.03904.P11





-1 0929

2ND = 83.BAT54.D81
83.00054.T81

2ND = 84.27002.N31

(dummy, KBC already delay)



-1 0925

2ND = 83.5R003.08F

2ND = 20.D0196.104

T8=90C
THERM_SET = [(Tset-72) x 0.02+0.34] x VCC

SJV50

[illegible]

11 PCH_SPI_CS#0
11 PCH_SPI_MOSI_R

1 R225 33R2J2-2-GP

1 CS#
2 DO
3 WP#
4 GND

U20
W25X32VSSIG-GP


8 VCC
7 HOLD#
6 CLK
5 DIO

8 PCH_SPI_HOLD#0
6 PCH_SPI_CLK
11 PCH_SPI_MOSI





3D3V_S0

C582
SCD1U16V2ZY-2GP

2N25325.A01












TOUCH PAD






SJV50

LED









$V_{out} = 2 * (1 + R1/R2)$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

SJV50

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51123 5V/3D3V

Size

Document Number

Date

Wednesday, October 21, 2009

Sheet

47


of

67


Rev

SB

TPS51117 for 1D5V




TPS51117 for 1D05V



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	TPS51117 1D5V / TPS51117 1D05V		
Size	Document Number	Rev	SB
Date	Wednesday, October 21, 2009	Sheet 48	of 67

TPS51117 for VCCP




SJV50


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		TPS51117 +VCCP	
Size	Document Number	SB	
Date: Wednesday, October 21, 2009		Sheet 49 of 67	


RT9025 for 1D8V_S0



G2997 for 0D75V_S3



SJV50



	I/O	Inter Pull Low	GPIO TABLE
NV_VDD_ALTV0	0	YES	GPU VOLTAGE L: 1.00V GPU VOLTAGE H: 0.90V

	I/O	Inter Pull Low	GPIO TABLE
NV_VDD_ALTV0	0	YES	GPU VOLTAGE L: 1.05V GPU VOLTAGE H: 0.90V

	R331
MADSION PRO	15KR2F 64.15025.6DL
PARK XT	10KR2F 64.10025.6DL

SJV50

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title

TPS51117 VGA CORE


Size A3 Document Number SB

Date: Wednesday, October 21, 2009 Sheet 53 of 67

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



SJV50

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number




SJV50-CP

Rev


SB

Date: Wednesday, October 21, 2009

Sheet 54 of 67



Check test point






Test Point放在Dimm Door打開可量測處

SJV50

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
TitleAFTE TP			
SizeA3	Document NumberSJV50-CP		RevSB
Date: Wednesday, October 21, 2009	Sheet 56	of 67	

4 PEG_TXP[15..0] << PEG_TXP[15..0]
4 PEG_TXN[15..0] << PEG_TXN[15..0]


4 PEG_RXP[15..0] << PEG_RXP[15..0]
4 PEG_RXN[15..0] << PEG_RXN[15..0]




SJV50


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Madison PCIE		
Size A3	Document Number SJV50-CP	Rev SB
Date: Wednesday, October 21, 2009 Sheet 58 of 67		

Layout notice:
It should be please near HDMI connector





DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U




62,64 DQMA#[0..7] <<>

62,64 RDQSA#[0..7] <<>

62,64 WDQSA#[0..7] <<>

62,64 MAA[0..12] <<




62,64 MDA[0..63] <<>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
VRAM(1/4)		
Size	Document Number	Rev
A3	SJV50-CP	SB
Date: Wednesday, October 21, 2009		
Sheet 63 of 67		

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U


62,63 DQMA#[0..7] <<>>

62,63 RDQSA#[0..7] <<>>

62,63 WDQSA#[0..7] <<>>

62,63 MAA[0..12] <<>>





62,63 MDA[0..63] <<>>



SJV50

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: VRAM(2/4)	
Size: A3	Document Number: SJV50-CP
Date: Wednesday, October 21, 2009	Sheet: 64 of 67
Rev: SB	

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

62,66 DQMB[0..7] <<>>





62,66 RDQSB[0..7] <<>>

62,66 WDQSB[0..7] <<>>

62,66 MAB[0..12] <<>> MAB[0..12]

62,66 MDB[0..63] <<>> MDB[0..63]

DDR3



62.65 DQMB#[0..7] <<>

62.65 RDQSB#[0..7] <<>

62.65 WDQSB#[0..7] <<>

62.65 MAB[0..12] <<>

62.65 MDB[0..63] <<>

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

SJV50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
VRAM(4/4)			
Size	Document Number	Rev	
A3		SB	
Date:	Wednesday, October 21, 2009	Sheet	66 of 67

SB
0812
Page57-66: change GPU
Page24: swap U5 & U6
Page15: change R112 to 22ohm
Page43: D8 change to 83.00016.B11 83.00016.K11 83.00016.F11
Page25: change PS8325 to PS8271
Page4: add R660 RN74 for DIS_ONLY
Page8: add R180 R668 R669 R685 R695 for DIS_ONLY
Page8: change C190 C192 C193 C194 to UMA_PX
Page5: add RN75 for DIS_ONLY
Page52: change GFX to UMA_PX
Page12: change R385 to DIS_ONLY and X4 C529 C530 to UMA_PX and add R381 R640
Page14: change RN48 RN49 R149 R153 C62 C63 C66 C67 C68 C69 C76 C77 to UMA_PX
Page16: cahgne R194 to UMA_DIS_ONLY and change R196 to PX
Page17: change R150 R170 C219 C220 to UMA_PX and add R696 R697 for DIS_ONLY
Page22: change U30 U33 R320 R321 C359 C360 C361 C388 C392 C394 to PX
Page22: add RN76 RN77 RN78 RN80 for DIS_ONLY
Page22: change U13 U14 R266 to PX and add RN81 for DIS_ONLY
Page22: change U24 to PX and add R698 for DIS_ONLY
Page22: change U39 C45 to PX and add RN82 for DIS_ONLY
Page23: change U12 R143 to PX and change R111 to UMA_PX and add R699 for DIS_ONLY
Page23: change U1 to PX and add R700 for DIS_ONLY
Page24: change U6 to UMA_PX
Page24: change U35 U38 R49 to PX and add RN83 for DIS_ONLY
Page40: change R84 to 65W and change R88 to 90W
0814
Page50: DY R571 and add R649
Page59: add R774 DY
Page53: change R334 to 7.5K(64.75015.6DL) and add Q51 R775
Page53: change R331 to 15K(64.15025.6DL) DY and change R322 R328 C419 DY
Page3: change C297 C298 from 27p to 12p
Page32: codec co-layout
Page11: change 1D05V_S0 to 3D3V_S5
Page5,8,10,13,16,20,21,43,50: System Level Implementation to Reduce S3 State Power On
0817
Page59: swap SWAP NV_HDMI_DATA0+/- and NV_HDMI_DATA2+/-
Page43: add Q48, R725, R726, R52 and C943 for 1D5V_S0_PWRGD level shift
Page5: change U86 pin1,2 connection to 1D5V_S0_PWRGD
Page50: change R724 pin1 connection to 1D5V_S0_PWRGD
Page32: R778 option ALC271
Page10: RN51 DY, change netname M_VREF_DQ_DIMM0, M_VREF_DQ_DIMM1
Page20: del R67 U80 R791 R65 R66; R289 C403 C402 no-option , off-page M_VREF_DQ_DIMM0
Page21: del R67 U80 R791 R65 R66; R289 C403 C402 no-option , off-page M_VREF_DQ_DIMM0
0819
Page43: U41 change to 84.04468.037
Page59: change VGA_XIN1 connect to VGA1B.AW34
Page53: R331 DIS, Q51 DY to keep +VGA_CORE 1.05V
Page59: change RN79 to R378
Page23: change R19 pin2 connecot to BRIGHTNESS_DIS
Page5: RN75 mount
Page20: del R718 RN84
Page24: U6 change to 73.2G125.A07 UMA_PX(the same as U5), and modify enable to High active
Page43: Q48 change to Q48 and Q49
Page16: Q47 change to BJT 84.T3904.C11
Page50: del Q45
Page16: C939 change to 47nF
Page30: U34 R318 C37 DY, R32 mount
0820
Page33: change RT17 RT18 to 22K for gain
Page63-66: swap the signals of VRAM
Page47: change R542 R546 to 63.00000.00L
0821
Page43: change part reference C593 to C718
Page32: change codec co-layout to ALC272
Page5: change R151.1 to 1D5V_S0_DDR
Page16: change RN32 to R648 single resister
Page47: R532 mount,R523 DY
Page47: change R531,R259 to 64.13035.6DL
Page48: change R539 to 64.10R05.55L
Page48: change R549 to 64.20035.6DL
Page48: change R534 to 64.95315.6DL
Page48: change U23,U58 to 74.51117.073
Page48: Delete R543
Page48: change R258 to 64.13025.6DL
Page49: change U51 to 74.51117.073
Page49: change R235 to 64.75015.6DL
Page53: change U36 to 74.51117.073
Page53: Delete R326
Page50: change U66 to 74.02997.A79
Page33: delete R708

0824
Page52: change U49 to 74.62881.A73
0825
Page12: delete R228
Page32: add R152
Page11: change R422 to 63.47034.1DL
Page39: add R228 DY
0827
Page25: delete D3
0916
Page15: change R127 to 63.10334.1DL mount

SJV50

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HISTORY			
Size	Document Number		Rev
K2	SJV50-CP		SB
Date: Wednesday, October 21, 2009			
Issued		67	67