

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, 2009 ALL RIGHT RESERVED.

HSF Property: ROHS

ACER_BAP31U

MAIN BOARD

2009.05.13

Wednesday, May 20, 2009		A01
DATE	CHANGE NO.	REV

	EE	DATE	POWER	DATE	INVENTEC			
DRAWER					TITLE ACER_BAP31U			
DESIGN								
CHECK RESPONSIBLE								
SIZE: _____ I VER: _____					SIZE	CODE	DOC NUMBER	REV
FILE NAME: XXXXXXXXXX-XX					C	A01	D-CS-1310A2264501-ALG	A01
PIN	XXXXXXXXXXXX				SHEET	1 of 35		

<http://hobi-elektronika.net>

1. Schematic Page Description

Montevina Schematic Ver : A02

1. Title

2. Schematic Page DESCR

3. Block Diagram

4. Annotations

5. Schematic Modify

6. Timing Diagram

7. Power Block Diagram

8. Adaptor in/Charge

9. 5VLA/5VA/3VA

10. 3VS/5VS/1.5V (DDR3)

11. 1.05VS/1.5S/1.8V/1.5VA

12. Power Latch/1.5VS/SCREW HOLE

13. CPU Core Power

14. GPU Core Power

15. Penryn Processor(1/2)

16. Penryn Processor(2/2)

17. CPU Thermal
18. Cantiga Host(1/6)

19. Cantiga DMI/Graph(2/6)

20. Cantiga DDRII(3/6)

21. Cantiga Power(4/6)

22. Cantiga Power(5/6)

23. Cantiga Ground(6/6)

24. Clock Generator

25. DDR3 SDRAM SO-DIMM0

26. DDR3 SDRAM SO-DIMM1

27. ICH9M CPU/IDE/SATA(1/4)

28. ICH9M PCI/PCIE/DMI/USB(2/4)

29. ICH9M GPIO(3/4)

30. ICH9M Power/GND(4/4)

31. LCD CNN/SATA/3G/WLAN


32. KBC ITE8512F

33. IO CN

34. IO CN

35. AUDIO CODEC

3. Block Diagram <http://hobi-elektronika.net>



- 266MHz+/- x2 (CPU, NB)
- 100MHz+/- x7
- 48MHz x2 (ICH, SC)
- 33MHz x6
- 14MHz x2 (ICH, SIO)
- 27MHz/96MHz+/- x1

INVENTEC				
TITLE				
BAP31U				
Block Diagram				
SIZE	CODE	DOC NUMBER		REV
Custom	AXI	D-CS-1310A2284501-ALG		A01
SHEET		3	of	35

Voltage Rails

DCIN	Primary DC system power supply
+5VLA	5.0V always on power rail by LATCH or ACIN
+5VA	5.0V always on power rail by ECPWON
+3VA	3.3V always on power rail by ECPWON
+5VS	5.0V switched power rail by SLP_S3#_3R
+3VS	3.3V switched power rail by SLP_S3#_3R
+1.8VS	1.8V switched power rail by SLP_S3#_3R
VCC CORE	Core Voltage for CPU
+1.05VS	1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R
+1.25VS	1.25V switched power rail by SLP_S3#_3R
+1.5VS	1.5V power rail for CPU PLL/DMI;PCIE;DDRIII DLLs for GMCH/Core;PCIE for ICH9m by SLP_S3#_3R
+1.5V	1.5V power rail for DDRII by SLP_S5#_3R
0.75VDDT_DDRIII	0.75V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions

- C = Capacitor
- CN = Connector
- D = Diode
- F = Fuse
- L = Inductor
- Q = Transistor
- R = Resistor
- RP = Resistor Pack
- U = Arbitrary Logic Device
- Y = Crystal and Osc

Net Name Suffix

- # = Active Low signal

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	95 ohm +/- 20%	95 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	95 ohm +/- 20%
DDR3 CLK	75 ohm +/- 20%	75 ohm +/- 20%
DDR3 Strobe	90 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	95 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	95 ohm +/- 20%
SDVO	95 ohm +/- 20%	95 ohm +/- 20%
SATA	95 ohm +/- 20%	95 ohm +/- 20%
USB	90 ohm +/- 20%	90 ohm +/- 20%
LVDS	95 ohm +/- 20%	95 ohm +/- 20%
Lan	95 ohm +/- 20%	95 ohm +/- 20%

Power Rail Termination		Voltage	S0 Current
VCC_CORE	Penryn SFF PLL LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	18A
1.05VS	Penryn SFF : AGTL+ termination Cantiga GS: Core Cantiga GS: PCIE Cantiga GS:Core+IMEL+HSIO Cantiga GS:VCC_GMCH Cantiga GS:VCCA_SM_CK and NCTF Cantiga GS:VCC_DMI Cantiga GS:VCCA_SM Cantiga GS:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V-1.05V-1.10V 0.997V-1.05V-1.102V 0.9975V-1.05V-1.1025V 0.9975V-1.05V-1.1025V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn SFF PLL Cantiga GS: QDAC Cantiga GS: LVDS Cantiga GS: TVDAC Cantiga GS: Various PLLS analog supply Cantiga GS: VCC_SM_CK Cantiga GS: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.71V-1.8V-1.89V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA 650mA
1.5V	Cantiga GS: DDRIII System Memory	1.425V-1.5V-1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII:DDRIII Terminator:	0.7125V-0.75V-0.7875V	1.0A
3VS	Cantiga GS: HV CMOS Cantiga GS: VCCS_TVDAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS365BKFLT Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC:	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V-3.3V-3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:AR8131 Azalia MDC: Flash ROM: BIOS	2V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	6uA 212mA 73mA 78mA 2A 1A
5VS	Cardreader: RTS5159 Azalia Codec: ALC269 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
5VA	USB: x 2 ports USB	4.75V-5.0V-5.25V 5VA 5VA	1A 2A 1.5A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V-3.3V-3.6V	300mA

INVENTEC

TITLE
BAP31U

ANNOTATIONS

SIZE Custom
CODE AXI
DOC NUMBER D-CS-1310A2284501-ALG
REV A01

CHANGE by Harry Chen
DATE Wednesday, May 20, 2009
SHEET 4 of 35


6.Schematic modify Item and History :

<http://hobi-elektronika.net>

INVENTEC				
TITLE BAP31U				
Schematic Modify				
SIZE Custom	CODE AXL	DOC NUMBER D-CS-1310A2284501-ALG		REV A01
SHEET		1	of	35


Power on/off sequence AC insert (without Battery Pack)

Power on sequence Power off sequence




Power on/off sequence Battery insert
(without AC adapter)

Power on sequence Power off sequence




Power on/off sequence AC insert (with charge over 95%)

Power on sequence Power off sequence




Power on/off sequence AC insert (without charge over 95%)

Power on sequence Power off sequence




Suspend And Resume Sequence (S3)

Suspend sequence Resume sequence



Power on/off sequence after windows shoutdown (WOL enable)

Suspend sequence Resume sequence



INVENTEC

TITLE
BAP31U


Time Diagram

SIZE CODE DOC NUMBER REV
Custom AX1 P-CS-1310A2264501-ALG A01




CHANGE by Harry Chen DATE Wednesday, May 20, 2009 SHEET 6 of 35

Power Block Diagram:


<http://hobi-elektronika.net>












1.5VS




EMI Cap

[illegible]










THERMAL SENSOR



Fan control




OK


INVENTEC

TITLE
BAP31U

CPU Thermal

SIZE Custom	CODE AX1	DOC NUMBER D-CS-1310A2264501-ALG	REV A01
SHEET		17 of	35





Cantiga Strapping:		
	Low	High
MCH_CFG5	DMIX2	DMIX4
MCH_CFG6 (TPM Host I/F)	Enable	Disable (default)
MCH_CFG7 (TLS confidentiality)	With	With no (default)
MCH_CFG9 (PCIe Graphic Lane)	Reverse Lane	Normal Operation
MCH_CFG10 (PCIe loopback)	Enable	Disable (default)
MCH_CFG12 (ALLZ)	Enable	Disable (default)
MCH_CFG13 (XOR)	Enable	Disable (default)
MCH_CFG16 (FSB Dynamic ODT)	Dynamic ODT Disable	Dynamic ODT Enable
MCH_CFG19 (DMI Lane Reversal)	Normal	Lanes Reversed
MCH_CFG20	Only SDVO or PCIe x1 is operation	Only SDVO or PCIe x1 with PEG port

INTEL SPEC : 75nF - 200nF				
TMDSB_TXN0	C291	0.1uF 10V 10% 0402 X7R	TMDSB_TXN0	34
TMDSB_TXP0	C290	0.1uF 10V 10% 0402 X7R	TMDSB_TXP0	34
TMDSB_TXN1	C293	0.1uF 10V 10% 0402 X7R	TMDSB_TXN1	34
TMDSB_TXP1	C292	0.1uF 10V 10% 0402 X7R	TMDSB_TXP1	34
TMDSB_TXN2	C294	0.1uF 10V 10% 0402 X7R	TMDSB_TXN2	34
TMDSB_TXP2	C295	0.1uF 10V 10% 0402 X7R	TMDSB_TXP2	34
TMDSB_TXN3	C297	0.1uF 10V 10% 0402 X7R	TMDSB_TXN3	34
TMDSB_TXP3	C296	0.1uF 10V 10% 0402 X7R	TMDSB_TXP3	34


INVENTEC				
BAP31U				
Cantiga DMI/Graph2/6				
SIZE	CODE	DOC NUMBER	REV	
Custom	AXI	D-CB-131U-028-001-ALG	19	35
SHEET				

As close as possible to GMCH and Minimum spacing of 20 mils away from any toggle signals


When the display is completely white, the RGB voltage is between 665mV to 770mV by VESA Spec

If meet , CRT_IREF resistor value is optimal


Place 150ohm termination resistor close to GMCH




M10, Carrilho SFF FCBGA 1363P INTEL
6019B0621701



M10, Carrilho SFF FCBGA 1363P INTEL
6019B0621701



**INVENTEC**

TITLE
BAP31U



Cantiga Power(5/6)			
SIZE	CODE	DOC.NUMBER	

Custom	AX1	D-CS-1310A2264501-ALG	
SHEET		22	of 35

CHANGE by	Harry Chen	DATE	Wednesday, May 20, 2009
2		2	

DMI Routing Guideline

PCIE Routing Guideline




Breakout/in LA/LZ	Main Route LB/LY	Breakout/in LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV


Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Diddereential Pair-Pitch	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 22 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (GMCH Breakout)	Max = 250 mils	
Trace Length-LB (GMCH Breakout to Via2)	Max = 3600 mils	
Trace Length-LC (Via2 to Via3)	Max = 5900 mils	
Trace Length-LD (Via3 to ICH7m Breakout)	Max = 3600 mils	
Trace Length-LE (ICH7m Breakout)	Max = 400 mils	
Trace Length-L1 (LA+LB+LC+LD+LE)	Max = 8000 mils	
Trace Length-LV (1 ICH7m Breakout)	Max = 400 mils	
Trace Length-LW (ICH7m Breakout to Via2)	Max = 3600 mils	
Trace Length-LX (Via2 to Via3)	Max = 5900 mils	
Trace Length-LY (Via3 to GMCH Breakout)	Max = 3600 mils	
Trace Length-LZ (GMCH Breakout)	Max = 400 mils	
Trace Length-LZ (LV+LX+LY+LZ)	Max = 8000 mils	

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Differential Trace Space	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 20 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (ICH7m Breakout)	Max = 400 mils	
Trace Length-LB (ICH7m Breakout to AC cap)	Max = 10750 mils	
Trace Length-LC (AC cap to PCIe CN)	Max = 10750 mils	
Trace Length-L1 (LA+LB+LC)	Max = 12000 mils	
Trace Length-LY (PCIe CN to ICH7m Breakout)	Max = 11950 mils	
Trace Length-LZ (ICH7m Breakout)	Max = 400 mils	
Trace Length-LZ (LY+LZ)	Max = 12000 mils	

*** When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane
*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils





*** When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane
*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils



S = Spacing
S = Trace Width


INVENTEC


TITLE BAP31U			
Cantiga Ground(6/6)			
SIZE Custom	CODE AX1	DOC NUMBER D-CS-1310A2284501-ALG	REV A01
SHEET		23	of 35



INVENTEC

CHANGE by	Harry Chen	DATE	Wednesday, May 20, 2009
-----------	------------	------	-------------------------






RTC Circuit


1. RC delay time should be in the range of 18-25ms
2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#

<http://hobi-elektronika.net>


1. The ICH7m requires a length less than 1 inch on each branch (from crystal's terminal to RTCXn ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must be limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
5. Ground guard plane is highly recommended









BIOS ID setting				
Project	MB_ID3	MB_ID2	MB_ID1	MB_ID0
JM31 (UMA)	1	1	1	1
SJM31 (UMA)	1	1	1	0
BAP31 (UMA)	1	1	0	1
	1	1	0	0
	1	0	1	1
	1	0	1	0
	1	0	0	1
	1	0	0	0
	0	1	1	1
	0	1	1	0
	0	1	0	1
	0	1	0	0
	0	0	1	1
	0	0	1	0
	0	0	0	1
	0	0	0	0







29 PCIE_WAKE# 1 WAKEP +3.3V_V1 GND7 2
 33 BT_P1 2 RSV01 +1.5V_1 GND7 3
 33 WLAN_A1 5 RSV02 +1.5V_1 GND7 4
 24 CLKREQ#_MINIC2 6 CLKREQ# RSV03 +1.5V_1 GND7 5
 24 CLK_PCIE_MINICARD2# 11 RSV04 RSV03 6
 24 CLK_PCIE_MINICARD2# 12 REFCLK_PCIE RSV04 RSV03 6
 24 CLK_PCIE_MINICARD2# 13 REFCLK_PCIE RSV05 RSV03 6
 24 CLK_PCIE_MINICARD2# 14 REFCLK_PCIE RSV06 RSV03 6
 24 CLK_PCIE_MINICARD2# 15 GND2 GND2 6
 17 RSV03 GND2 18
 19 RSV04 GND2 20
 21 RSV05 PERST# 21
 22 RSV06 PER_N0 22
 23 RSV07 PER_P0 23
 24 RSV08 GND2 24
 25 GND5 SMB_CLK 25
 26 PET_N0 GND10 26
 27 PET_P0 GND10 27
 28 PCIE_TXN2 35 GND6 35
 28 PCIE_TXP2 36 GND6 36
 37 RSV06 USB_D- 37
 38 RSV06 USB_D+ 38
 39 RSV06 GND11 39
 40 RSV07 LED_WWLAN 40
 41 RSV08 LED_WLAN 41
 42 RSV09 LED_WPANI 42
 43 RSV10 +1.5V_3 43
 44 RSV011 GND12 44
 45 RSV12 +3.3V_2 45
 46 G1 G1 46
 47 NP1TH1 NP1TH2 47

KEY

0.5W-1/16W-0402 R803 0.5W-1/16W-0402 NU
 0.5W-1/16W-0402 R78 0.5W-1/16W-0402 NU
 174 R74 174
 C416 C416
 0.5W-1/16W-0402 R727 0.5W-1/16W-0402 NU
 0.5W-1/16W-0402 R832 0.5W-1/16W-0402 NU
 0.5W-1/16W-0402 R824 0.5W-1/16W-0402 NU
 0.5W-1/16W-0402 R759 0.5W-1/16W-0402 NU


3G VCC 3G VCC
 3G LED 3G LED
 WLAN_LED WLAN_LED

MINI PCIE S2P 6065-1011 BELLWETHER H45 15mm
 606060172701

On Chip 5V to 3.3V regulator. No external regulator required
On-Chip power MOSFETs for supplying flash media card power.

CHANGE by	Harry Chen	DATE	Wednesday, May 20, 2009
-----------	------------	------	-------------------------

TITLE			
BAP31U			
LCD CNN & WLAN & 3G			
SIZE	CODE	DOC NUMBER	REV
Custom	AX1	D-CS-1310A2264501-ALG	A01
SHEET		31 of	35



To K/B(For JM31,BAP31)

INVENTEC				
TITLE BAP31U				
KBC ITE8512F/IO				
SIZE Custom	CODE AX1	DOC NUMBER D-CS-1310A2264501-ALG		REV A01
SHEET		32	of	35



TITLE BAP31U IO(1/2)			
SIZE Custom	CODE AX1	DOC NUMBER D-CS-1310A2264501-ALG	REV A01
SHEET		33 of	35



60128-WTR B0231-1200 AX

CN 12P WTR B0231-1200 AX

12 CRT_RED_DOCK

11 CRT_GREEN_DOCK

10 CRT_BLUE_DOCK

9 CRT_VSYNC_DOCK

8 CRT_HSYNC_DOCK

7

6

5

4

3

2

1

12 G2

11 G1

10

9

8

7

6

5

4


3

2

1

GROUND

CN004



The schematic diagram illustrates the SATA interface circuitry. On the left, four SATA signals are shown: **SATA_TXP0**, **SATA_TXN0**, **SATA_RXN0**, and **SATA_RXP0**. These signals pass through a **CAP NEAR CON.** (capacitor near connector) and are terminated with **0.01uF 16V 10% 0402 X7R** capacitors. The signals are then connected to the **CN5** connector, which is labeled **CN 16P 8B501-1601 ACES 601280104503**. The power section shows **3VS** and **5VS** connections to the **PADS_BUS_POWERPAD_2A** and **PAD4_BUS_POWERPAD_2A** pads. A **60mil** trace is shown connecting the power pads to the **CN5** connector. A **0.1uF 10V 10% 0402 X7R** capacitor is connected to the power line near the connector.

The schematic diagram illustrates the electrical connections between the Z8P-PIC-8801-204x4-CE3-B module and the 601-28022-B406 module. The Z8P module is represented by a blue box with pins 1 through 20. The 601 module is represented by a black box with pins 1 through 20. The connections are as follows:

- Pin 1:** Connected to G1.
- Pin 2:** Connected to G2.
- Pin 3:** Connected to G1.
- Pin 4:** Connected to G1.
- Pin 5:** Connected to G1.
- Pin 6:** Connected to G1.
- Pin 7:** Connected to G1.
- Pin 8:** Connected to G1.
- Pin 9:** Connected to G1.
- Pin 10:** Connected to G1.
- Pin 11:** Connected to G1.
- Pin 12:** Connected to G1.
- Pin 13:** Connected to G1.
- Pin 14:** Connected to G1.
- Pin 15:** Connected to G1.
- Pin 16:** Connected to G1.
- Pin 17:** Connected to G1.
- Pin 18:** Connected to G1.
- Pin 19:** Connected to G1.
- Pin 20:** Connected to G1.







Additional components and labels include:

- Capacitors:** C673 and C675, both 0.1uF 10V 10% 0402 X7R.
- Labels:** 33.35 AU_AGND, 35 MICIN_L_DOCK, 35 MICIN_R_DOCK, 35 LIN_L_DOCK, 35 LIN_R_DOCK, 35 HPOUT_L_DOCK, 35 HPOUT_R_DOCK, 35 SPDIF_DOCK, 33.35 SENSE_HP, 33.35 SENSE_MIC, 35 LIN_DOCKDET, 9.10.11.12.13.14.30.32.33, SVA, G1, G2, CN695, 601-28022-B406, Z8P-PIC-8801-204x4-CE3-B.

Pinout diagram for the CN31 connector. The diagram shows a 12-pin connector with pins labeled G1, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, and G2. The pins are color-coded: G1 (purple), 1 (red), 2 (red), 3 (red), 4 (red), 5 (red), 6 (red), 7 (red), 8 (red), 9 (red), 10 (red), and G2 (purple). The pins are connected to various signals: 12.33 PWR_SWIN# (pin 1), 32 DOCK_DET# (pin 2), 28 USB20_P3+ (pin 3), 28 USB20_P3- (pin 4), 32.33 PWR_O_LED (pin 5), 32 DOCK_USB_EN# (pin 6), 29 SMB_CLK_3A (pin 7), and 29 SMB_DATA_3A (pin 8). The pins are also connected to a 5V supply and ground. The diagram is labeled CN31 and includes a part number 60230006015 and a date code 10P.WT8.8713.10000.ACES. The OK logo is present at the bottom right.

Pinout diagram for the CN7 connector of the 8P 88501-0801 ACES 6012B0104513. The diagram shows a blue 8-pin connector with pins 1 through 8. Pin 1 is connected to a 3V5 supply. Pin 2 is connected to LAN_D3#. Pin 3 is connected to LAN_D3#. Pin 4 is connected to USB20_P8-. Pin 5 is connected to USB20_P8+. Pin 6 is connected to USB20_P8+. Pin 7 is connected to CR_LED#. Pin 8 is connected to CR_LED#. The diagram also shows a green 'OK' label and a ground symbol.

INVENTEC			
TITLE BAP31U			
IO(2/2)			
SIZE	CODE	DOC. NUMBER	REV
Custom	AX1	D-CS-1310A2264501-ALG	A01
SHEET		34 of	35



INVENTEC			
TITLE BAP31U			
Audio Codec			
SIZE Custom	CODE AX1	DOC NUMBER D-CS-1310A2264S01-ALG	REV A01
SHEET		35 of	35