

ACER_SJM31

MAIN BOARD

2009.05.04

Monday, May 04, 2009	2009-ECO-006989	A
DATE	CHANGE NO.	REV

	EE	DATE	POWER	DATE	INVENTEC			
DRAWER					TITLE			
DESIGN								
CHECK					ACER SJM31			
RESPONSIBLE								
SIZE=				VER.	SIZE	CODE	DWG NUMBER	REV
FILE NAME:	XXXX-XXXXXXX-XX				C	CS	D-CS-1310A22753-0-ALG	B
PIN	XXXXXXXXXXXXX				SHEET		1	of 36

1. Schematic Page Description :

Montevina Schematic Ver : A02

<http://hobi-elektronika.net>

1. Title

2. Schematic Page DESCR

3. Block Diagram

4. Annotations

5. Schematic Modify

6. Timing Diagram

7. Power Block Diagram

8. Adaptor in/Charge

9. 5VLA/5VA/3VA

10. 3VS/5VS/1.5V (DDR3)

11. 1.05VS/1.5S/1.8V/1.5VA

12. Power Latch/1.5VS/SCREW HOLE

13. CPU Core Power

14. GPU Core Power

15. Penryn Processor(1/2)

16. Penryn Processor(2/2)

17. CPU Thermal

18. Cantiga Host(1/6)

19. Cantiga DMI/Graph(2/6)

20. Cantiga DDRII(3/6)

21. Cantiga Power(4/6)

22. Cantiga Power(5/6)

23. Cantiga Ground(6/6)
24. Clock Generator

25. DDR3 SDRAM SO-DIMM0

26. DDR3 SDRAM SO-DIMM1

27. ICH9M CPU/IDE/SATA(1/4)

28. ICH9M PCI/PCIE/DMI/USB(2/4)

29. ICH9M GPIO(3/4)

30. ICH9M Power/GND(4/4)

31. LCD CNN/SATA/3G/WLAN

32. KBC ITE8512F

33. IO CN 1/3


34. IO CN 2/3

35. IO CN 3/3

36. Audio Codec

3. Block Diagram :

<http://hobi-elektronika.net>



4. Net name Description :

<http://hobi-elektronika.net>

Voltage Rails

DCIN	Primary DC system power supply
+5VLA	5.0V always on power rail by LATCH or ACIN
+5VA	5.0V always on power rail by ECPWON
+3VA	3.3V always on power rail by ECPWON
+5VS	5.0V switched power rail by SLP_S3#_3R
+3VS	3.3V switched power rail by SLP_S3#_3R
+1.8VS	1.8V switched power rail by SLP_S3#_3R

VCC CORE	Core Voltage for CPU
+1.05VS	1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R
+1.25VS	1.25V switched power rail by SLP_S3#_3R
+1.5VS	1.5V power rail for CPU PLL/DMI/PCIE/DDRIII DLLs for GMCH/Core/PCIE for ICH9m by SLP_S3#_3R

+1.5V	1.5V power rail for DDRII by SLP_S5#_3R
0.75VDDT_DDRIII	0.75V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions


C	=	Capacitor
CN	=	Connector
D	=	Diode
F	=	Fuse
L	=	Inductor
Q	=	Transistor
R	=	Resistor
RP	=	Resistor Pack
U	=	Arbitrary Logic Device
Y	=	Crystal and Osc

Net Name Suffix

#	=	Active Low signal
---	---	-------------------

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	95 ohm +/- 20%	95 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	95 ohm +/- 20%
DDR3 CLK	75 ohm +/- 20%	75 ohm +/- 20%
DDR3 Strobe	90 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	95 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	95 ohm +/- 20%
SDVO	95 ohm +/- 20%	95 ohm +/- 20%
SATA	95 ohm +/- 20%	95 ohm +/- 20%
USB	90 ohm +/- 20%	90 ohm +/- 20%
LVDS	95 ohm +/- 20%	95 ohm +/- 20%
Lan	95 ohm +/- 20%	95 ohm +/- 20%

Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn SFF HFM: LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	18A
1.05VS	Penryn SFF : AGTL+ termination Cantiga GS: Core Cantiga GS: PCIE Cantiga GS:Core+IMEL+HSIO Cantiga GS:VCC_GMCH Cantiga GS:VCCA_SM_CK and NCTF Cantiga GS:VCC_DMI Cantiga GS:VCCA_SM Cantiga GS:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V-1.05V-1.10V 0.997V-1.05V-1.102V 0.9975V-1.05V-1.1025V 0.9975V-1.05V-1.1025V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn SFF PLL Cantiga GS: QDAC Cantiga GS: LVDS Cantiga GS: TVDAC Cantiga GS: Various PLLS analog supply Cantiga GS: VCC_SM_CK Cantiga GS: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.71V-1.8V-1.89V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA 650mA
1.5V	Cantiga GS: DDRIII System Memory	1.425V-1.5V-1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII Terminator:	0.7125V-0.75V-0.7875V	1.0A
3VS	Cantiga GS: HV CMOS Cantiga GS: VCCS_TV DAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS365BKLFT Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC:	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V-3.3V-3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:AR8131 Azalia MDC: Flash ROM: BIOS	2V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	6uA 212mA 73mA 78mA 2A 1A
5VS	Cardreader: RTS5159 Azalia Codec: ALC269 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA 1A
5VA	USB: x 2 ports USB	5VA 5VA	2A 1.5A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V-3.3V-3.6V	300mA

INVENTEC

FILE: SJM31(Penryn+Cantiga+ICH9M)SFF

ANNOTATIONS

SHEET 4 of 38

CHANGE by Miles Liu DATE Monday, May 04, 2009

6.Schematic modify Item and History :

<http://hobi-elektronika.net>

- 2009.0108
- 1. ADD USB P3 for Docking, USB P5 for Finger printer,
 Modify CN5 -----P28
 - 2. Modify CN20 to 50pin-----P33
 - 3. Move PWR_SWIN# from CN14 to CN20
 - 4. ADD TPM module-----P34
- 2009.0109
- 1. ADD DOCK_USB_EN, DOCK_CRT_IN#-----P32,33
- 2009.0112
- 1. Change power item: R490,R291,BAT CNN TH PIN

AX1 to A01 change list

- 1. Change AD_ON circiut for Green adaptor PC. (Page 12)
- 2. Change thermal shut down control by PM_ICH_PWROK from ALL_SYSPWRGD. (Page 17)
- 3. Add PCIE I/F to 3G mini card connector for support EM772 (Page24, Page28, Page31)



A01 to A02 change list (JM31 A02, SJM31 A01)

- 1. Add EC_3VLA soft start circuit --- Change R480 to NU, Add Q28, R378,R738,C374,R299,Q118,R739,C376 (Page 9)
- 2. Add 3VA porotect diode --- Add D35 (Page 9)
- 3. For green adaptor --- Change C419 from 0.1uf to 4.7uF , Add Q120, R744,R742,R743 (Page 8, 12)
- 4. For power consumption --- Change Q37,Q50,Q51 from 6015B0090401 to 6015B0082201, Change Q54,Q38,Q48 from 6015B0086301 to 6015B0089301.(Page 8, 10, 11)
- 5. Change R29,R30,R31,R32,R33,R34,R35 from 0 Ohm to short pad. (Page 13)
- 6. For safty ---- Change R231 from 0 Ohm to 330 Ohm, R226 from 665 Ohm to 330 Ohm. (Page 27)
- 7.For 3G leakage ---- Delete R220,R211 (Page 29)
- 8. Delete reverse HW timing circuit. ---- Delete U7,D13,R237,C376,U9,U8,D9,R222,C327 (Page 29, 32)


A02 for SJM31 change list


- 1. R513 change to 470 for SJM31 TP lock LED

INVENTEC			
TITLE SJM31(Penryn+Cantiga+ICH9M)SFF			
Schematic Modify			
SIZE Custom	CODE CS	DOC NUMBER D-CS-1310A22752-0-ALG	REV B
SHEET	1	2	3




Power Block Diagram : <http://hobi-elektronika.net>







For Green PC





Modify @ 03/27




OK


1.5A





5A



5A






INVENTEC			
TITLE J3M31(Penryn+Cantiga+ICH9M)SFF			
1.05VS/1.5S/1.8V/1.5VA			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A22752-0-ALG	B
SHEET		11 of	36

'For' Green' PC


1A




INVENTEC


SJM31(Penryn+Cantiga+ICH9M)SFF

CPU Core Power			
SIZE	CODE	DOC NUMBER	REV
C	CS	D-CS-1310A22752-0-ALG	B
SHEET		13	of 36






A#[32-39], APM#[0-1]:Leave escape routing on for future functionality




Z0=55ohm, 0.5" max for GTLREF, Space any other switch signals away from GTLREF with a minimum of 25mils.
Don't allow the GTLREF routing to create splits or discontinuities in the reference planes of the FSB signals

H_PWRGD rise time :
Max : 15ns



Comp0,2 connect with $Z_0=27.4\text{ohm}$, make trace length shorter than 0.5" and width is 18mils.
Comp1,3 connect with $Z_0=55\text{ohm}$, make trace length shorter than 0.5" and width is 5mils




INVENTEC			
TITLE SJM31(Penryn+Cantiga+ICH9M)SFF			
Penryn Processor(1/2)			
SIZE Custom	CODE CS	DOC.NUMBER D-CS-1310A22752-0-ALG	REV B



THERMAL SENSOR



Fan control





OK

INVENTEC

TITLE	SJM31(Penryn+Cantiga+ICH9M)SFF
CPU Type	

SIZE Custom	CODE CS	DOC. NUMBER D-CS-1310A22752-0-ALG	REV B
SHEET		17 of	36








Cantiga Strapping:		
	Low	High
MCH_CFG5	DMIx2	DMIx4
MCH_CFG6(ITPM Host I/F)	Enable	Disable(default)
MCH_CFG7(TLS confidentiality)	With	With no(default)
MCH_CFG9 (PCIe Graphic Lane)	Reverse Lane	Normal Operation
MCH_CFG10 (PCIe loopback)	Enable	Disable(default)
MCH_CFG12 (ALL2)	Enable	Disable(default)
MCH_CFG13(XOR)	Enable	Disable(default)
MCH_CFG16 (FSB Dynamic ODT)	Dynamic ODT Disable	Dynamic ODT Enable
MCH_CFG19 (DMI Lane Reversal)	Normal	Dynamic ODT Enable
MCH_CFG20	Only SDVO or PCIe x1 is operation	Only SDVO or PCIe x1 with PEG port

INTEL SPEC : 75nF - 200nF									
TMDSB_TXN0	C291	0.1uF 10V 10% 0402 X7R	TMDSB_TXN0	C291	0.1uF 10V 10% 0402 X7R	TMDSB_TXN0	C291	0.1uF 10V 10% 0402 X7R	TMDSB_TXN0
TMDSB_TXP0	C290	0.1uF 10V 10% 0402 X7R	TMDSB_TXP0	C290	0.1uF 10V 10% 0402 X7R	TMDSB_TXP0	C290	0.1uF 10V 10% 0402 X7R	TMDSB_TXP0
TMDSB_TXN1	C293	0.1uF 10V 10% 0402 X7R	TMDSB_TXN1	C293	0.1uF 10V 10% 0402 X7R	TMDSB_TXN1	C293	0.1uF 10V 10% 0402 X7R	TMDSB_TXN1
TMDSB_TXP1	C292	0.1uF 10V 10% 0402 X7R	TMDSB_TXP1	C292	0.1uF 10V 10% 0402 X7R	TMDSB_TXP1	C292	0.1uF 10V 10% 0402 X7R	TMDSB_TXP1
TMDSB_TXN2	C295	0.1uF 10V 10% 0402 X7R	TMDSB_TXN2	C295	0.1uF 10V 10% 0402 X7R	TMDSB_TXN2	C295	0.1uF 10V 10% 0402 X7R	TMDSB_TXN2
TMDSB_TXP2	C294	0.1uF 10V 10% 0402 X7R	TMDSB_TXP2	C294	0.1uF 10V 10% 0402 X7R	TMDSB_TXP2	C294	0.1uF 10V 10% 0402 X7R	TMDSB_TXP2
TMDSB_TXN3	C297	0.1uF 10V 10% 0402 X7R	TMDSB_TXN3	C297	0.1uF 10V 10% 0402 X7R	TMDSB_TXN3	C297	0.1uF 10V 10% 0402 X7R	TMDSB_TXN3
TMDSB_TXP3	C296	0.1uF 10V 10% 0402 X7R	TMDSB_TXP3	C296	0.1uF 10V 10% 0402 X7R	TMDSB_TXP3	C296	0.1uF 10V 10% 0402 X7R	TMDSB_TXP3


INVENTEC				
TITLE SJM31(Penryn+Cantiga+ICH9M)SFF Cantiga DMI/Graph2/6)				
SIZE	CODE	DOC. NUMBER		REV
Custom	CS	D-CS-1310A22752-0-ALG		B
SHEET		19 of 36		





[illegible][illegible][illegible][illegible]


DMI Routing Guideline




Breakout/in LA/LZ	Main Route LB/LY	Breakout/in LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Diddential Pair-Pitch	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 22 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (GMCH Breakout)	Max = 250 mils	
Trace Length-LB (GMCH Breakout to Via2)	Max = 3600 mils	
Trace Length-LC (Via2 to Via3)	Max = 5900 mils	
Trace Length-LD (Via3 to ICH7m Breakout)	Max = 3600 mils	
Trace Length-LE (ICH7m Breakout)	Max = 400 mils	
Trace Length-L1 (LA+LB+LC+LD+LE)	Max = 8000 mils	
Trace Length-LV (ICH7m Breakout)	Max = 400 mils	
Trace Length-LW (ICH7m Breakout to Via2)	Max = 3600 mils	
Trace Length-LX (Via2 to Via3)	Max = 5900 mils	
Trace Length-LY (Via3 to GMCH Breakout)	Max = 3600 mils	
Trace Length-LZ (GMCH Breakout)	Max = 400 mils	
Trace Length-L2 (LV+LW+LX+LY+LZ)	Max = 8000 mils	

*** When routing near the edge of their reference plane, trace should maintain at least 40 mils space to the edge of the plane
*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils




PCIE Routing Guideline



Breakout/in LA/LZ	Main Route LB/LC/LY	Main Route LD/LW	Breakout/in LE/LV
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Differential Trace Space	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 20 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (ICH7m Breakout)	Max = 400 mils	
Trace Length-LB (ICH7m Breakout to AC cap)	Max = 10750 mils	
Trace Length-LC (AC cap to PCIe CN)	Max = 12000 mils	
Trace Length-L1 (LA+LB+LC)	Max = 11950 mils	
Trace Length-LY (PCIe CN to ICH7m Breakout)	Max = 400 mils	
Trace Length-LZ (ICH7m Breakout)	Max = 400 mils	
Trace Length-L2 (LY+LZ)	Max = 12000 mils	


*** When routing near the edge of their reference plane, trace should maintain at least 40 mils space to the edge of the plane
*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils



INVENTEC
SJM31(Penryn+Catiga+ICH9M)SFF

Doc Number: D-CS-1310A22752-0-ALG
Rev: 1.0
Date: Monday, May 04, 2009

SO-DIMM1




RTC Circuit

1. RC delay time should be in the range of 18-25ms
2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#

<http://hobi-elektronika.net>

1. The ICH7m requires a length less than 1 inch on each branch (from crystal's terminal to RTCn ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must be limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
5. Ground guard plane is highly recommended




For Green PC



CABLE,ROUND,3POS,75mm,I,RTC_NU
6027B0066801


RTC Battery Life :
 $220\text{mAh}(220000\mu\text{Ah}) / 6\mu\text{A} = 4.2 \text{ year}$



Distance between the ICH9-M and cap on the "P" signal should be identical distance between the ICH9-M and cap on the "N" signal for same pair.

	Enable	Disable
INTVRMEN	1(Default)	0


Internal VRM enabled for
VccSus1_05, VccSus1_5,
VccCL1_5, VccLAN1_05 and
VccCL1_05




ACZ_SDATAOUT strap functionality base on RSVD9 strap
XOR chain entrance (RSVD9 pulled low)
PCIE port config bit 1(RSVD9 not pulled low)

Stuff for XOR chain testing

XOR Chain Entrance Strap - to be updated				
ECN	TP3	HDA	SDOUT	Description
0		0		RSVD
0		1		Enter XOR Chain
1		0		Normal Operation (Default)
1		1		Set PCIE port config bit



By Tony




Needs to be placed within 2" of ICH9m



Must be placed within 2" of 24.9
ohm w/o stub

INVENTEC				
TITLE SJM31(Penryn+Cantiga+ICH9M)SFI				
ICH9M CPU/IDE/SATA(1/4)				
SIZE Custom	CODE CS	DOC NUMBER D-CS-1310A22752-0-ALG	REV B	
SHEET		27	of	36

PCIe AC coupling caps need to be within 250mils of the driver



By Tony



http://hobi-elektronika.net

SUSCLK duty cycle can be between 30% and 70%

R5MRST# should go high no sooner than 10ms after both Vccs3_3 and Vccs1_5 have reached their nominal voltage
Rise edge : 1-2us
ICH9m Spec : less 50us

ICH9m strap

PMU P/U

BIOS ID setting

Project	MB_ID3 GPIO 39	MB_ID2 GPIO 1	MB_ID1 GPIO 7	MB_ID0 GPIO 17
JM31 (UMA)	1	1	1	1
SJM31 (UMA)	1	1	1	0
BAP31 (UMA)	1	1	0	1
	1	1	0	0
	1	0	1	1
	1	0	1	0
	1	0	0	1
	0	1	1	1
	0	1	1	0
	0	1	0	1
	0	1	0	0
	0	0	1	1
	0	0	1	0
	0	0	0	1
	0	0	0	0

INVENTEC
SJM31(Penryn+Caniga+ICH9M)SFF
ICH9M GPIO(3/4)

SIZE Custom DOC NUMBER D-CS-1310A22752-0-ALG REV 18
SHEET 29 of 36

CHANGE by Miles Liu DATE Monday, May 04, 2009

http://hobi-elektronika.net

SUSCLK duty cycle can be between 30% and 70%

R5MRST# should go high no sooner than 10ms after both Vccs3_3 and Vccs1_5 have reached their nominal voltage
Rise edge : 1-2us
ICH9m Spec : less 50us

ICH9m strap

PMU P/U

BIOS ID setting

Project	MB_ID3 GPIO 39	MB_ID2 GPIO 1	MB_ID1 GPIO 7	MB_ID0 GPIO 17
JM31 (UMA)	1	1	1	1
SJM31 (UMA)	1	1	1	0
BAP31 (UMA)	1	1	0	1
	1	1	0	0
	1	0	1	1
	1	0	1	0
	1	0	0	1
	0	1	1	1
	0	1	1	0
	0	1	0	1
	0	1	0	0
	0	0	1	1
	0	0	1	0
	0	0	0	1
	0	0	0	0

INVENTEC
SJM31(Penryn+Caniga+ICH9M)SFF
ICH9M GPIO(3/4)

SIZE Custom DOCNUMBER D-CS-1310A22752-0-ALG REV 18
SHEET 29 of 38

CHANGE by Miles Liu DATE Monday, May 04, 2009

[illegible]

<http://hobi-elektronika.net>

The schematic diagram illustrates the ICH9M GPIO(3/4) configuration, detailing various signal connections, power management settings, and BIOS ID configurations.

SMBus Connections:

- SMB_CLK: Connected to R290 (2.2K-5%-1/16W-0402), R250 (2.2K-5%-1/16W-0402), R377 (10K-5%-1/16W-0402), R506 (10K-5%-1/16W-0402), R725 (33-5%-1/16W-0402), R726 (33-5%-1/16W-0402).
- SMB_DATA: Connected to R725 (33-5%-1/16W-0402), R726 (33-5%-1/16W-0402).

Power Management Settings:

- PMSYNC# (GPIO10): Connected to R177 (1K-5%-1/16W-0402).
- KBC_SMI#: Connected to R408 (SHORT-0402-SMIL), R210 (5-5%-1/16W-0402).
- PM_STTPC#: Connected to R408 (SHORT-0402-SMIL), R210 (5-5%-1/16W-0402).
- PM_STTPOU#: Connected to R408 (SHORT-0402-SMIL), R210 (5-5%-1/16W-0402).
- PCIE_WAKE#: Connected to R395 (0-5%-1/16W-0402).
- EC_SCIF#: Connected to R395 (0-5%-1/16W-0402).
- EC_WAKEUP#: Connected to R395 (0-5%-1/16W-0402).
- CL_VREF0_ICH: Connected to R103 (3.24K-1%-1/16W-0402), R183 (453-1%-1/16W-0402), C316 (0.1uF 10V 10% 0402 X7R).
- CL_VREF1_ICH: Connected to R186 (3.24K-1%-1/16W-0402), R420 (453-1%-1/16W-0402), C491 (0.1uF 10V 10% 0402 X7R).
- ALL_SYSPWRGD: Connected to R233 (10K-5%-1/16W-0402).
- PM_ICH_PWROK: Connected to R244 (10K-5%-1/16W-0402).

BIOS ID Setting:

Project	MB_ID3 GPIO 39	MB_ID2 GPIO 1	MB_ID1 GPIO 7	MB_ID0 GPIO 17
JM31 (UMA)	1	1	1	1
SJM31 (UMA)	1	1	1	0
BAP31 (UMA)	1	1	0	1
	1	1	0	0
	1	0	1	1
	1	0	1	0
	1	0	0	1
	1	0	0	0
	0	1	1	1
	0	1	1	0
	0	1	0	1
	0	1	0	0
	0	0	1	1
	0	0	1	0
	0	0	0	1
	0	0	0	0

ICH9m strap:

- ACZ_SPKR: No stuff - by default. Stuff : For NO reboot.
- ICH_SPKR: Connected to R261 (1K-5%-1/16W-0402 NU).
- GPIO22: Connected to R209 (2K-5%-1/16W-0402), R202 (0-5%-1/16W-0402 NU).

PMU P/U:

- EC_WAKEUP#: Connected to R208 (10K-5%-1/16W-0402).
- EC_SCIF#: Connected to R175 (10K-5%-1/16W-0402).
- EC_BATLOW#: Connected to R405 (8.2K-5%-1/16W-0402).
- PCIE_WAKE#: Connected to R201 (1K-5%-1/16W-0402).
- KBC_SMI#: Connected to R389 (10K-5%-1/16W-0402).
- PCI_SERIRQ: Connected to R259 (8.2K-5%-1/16W-0402).
- PM_THRM#: Connected to R190 (8.2K-5%-1/16W-0402).
- CLKRUN#: Connected to R260 (8.2K-5%-1/16W-0402).
- BLD0: Connected to R396 (10K-5%-1/16W-0402 NU).
- PM_STTPC#: Connected to R380 (10K-5%-1/16W-0402 NU).
- PM_STTPOU#: Connected to R381 (10K-5%-1/16W-0402 NU).

MISC Controller link:

- MEM_LED(GPIO24): Connected to R257 (10K-5%-1/16W-0402).
- GPIODISUS_PWR_ACK: Connected to R257 (10K-5%-1/16W-0402).
- GPIODISUS_PRESENT: Connected to R257 (10K-5%-1/16W-0402).
- WOL_ENGPIO9: Connected to R257 (10K-5%-1/16W-0402).

Notes:

- SUSCLK duty cycle can be between 30% and 70%.
- RSMRST# should go high no sooner than 10ms after both Vccsus3_3 and Vccsus1_5 have reached their nominal voltage.
- Rise edge : 1-2us.
- ICH9m Spec : less 50us.

INVENTEC

FILE: SJM31(Penryn+Caniga+ICH9M)SFF

IC9HM GPIO(3/4)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A22752-0-ALG	1
SHEET		29	of 38

CHANGE by: Miles Liu DATE: Monday, May 04, 2009

[illegible][illegible][illegible]

http://hobi-elektronika.net

SUSCLK duty cycle can be between 30% and 70%

R5MRST# should go high no sooner than 10ms after both Vccs3_3 and Vccs1_5 have reached their nominal voltage
Rise edge : 1-2us
ICH9m Spec : less 50us

ICH9m strap

PMU P/U

BIOS ID setting

Project	MB_ID3 GPIO 39	MB_ID2 GPIO 1	MB_ID1 GPIO 7	MB_ID0 GPIO 17
JM31 (UMA)	1	1	1	1
SJM31 (UMA)	1	1	1	0
BAP31 (UMA)	1	1	0	1
	1	1	0	0
	1	0	1	1
	1	0	1	0
	1	0	0	1
	1	0	0	0
	0	1	1	1
	0	1	1	0
	0	1	0	1
	0	1	0	0
	0	0	1	1
	0	0	1	0
	0	0	0	1
	0	0	0	0

INVENTEC


JM31(Penryn+Caniga+ICH9M)SFF

IC9H9M GPIO(3/4)

SIZE Custom DOC NUMBER D-CS-1310A22752-0-ALG REV 1 29 of 36

CHANGE by Miles Liu DATE Monday, May 04, 2009


LVDS Interface





VGA Board CN


(CRT+ PWR SW)



OK


<http://hobi-elektronika.net>

Bluetooth CON.




GLIDE PAD Board

For BAP31 only





WEB Cam.



AUDIO Board CN

(Audio JACK+1USB)






INVENTEC

SJM31(Penryn+Cantiga+ICH9M)SFF			
Daughter Connector			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A22732-0-ALG	B
SHEET			
1	33	34	36


CHANGE by Milos Liu DATE Monday, May 04, 2009

To K/B(For JM31,BAP31)


To K/B (For SJM31)





SW (FOR SJM31)



SW Sensor BOARD(For JM31,SJM31)



SW (FOR JM31,BAP31)



JM31 ---- 120 Ohm
SJM31 ---- 470 Ohm

GP lock Button / LED(FOR SJM31)

GP lock Button / LED(FOR BAP31)

GP lock Button / LED(FOR JM31)

INVENTEC

ITEM
SJM31(Penrya+Cantiga+ICH9M)SFF
BDP

SIZE CODE
Custom CS
SHEET 1

CHANGE by Milos Liu DATE Monday, May 04, 2009

DOC NUMBER
D-CS-1310A22732-0-ALG
REV B

