

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Page	Title of Schematics Page	Rev.
01	Schematics Page Index	SA	43	HDMI	SA
02	Block Diagram	SA	44	EC+KBC (NPCE783L)	SA
03	ARD (DMI, PEG, FDI)	SA	45	KB Connector	SA
04	ARD (CLK, MISC, JTAG)	SA	46	SPI Flash ROM	SA
05	ARD (DDR3)	SA	47	Debug Port	SA
06	ARD (POWER)	SA	48	Mini-PCIE Card (WLAN)	SA
07	ARD (GRAPHICS POWER)	SA	49	LAN (AR8151) 1/2	SA
08	ARD (GND)	SA	50	LAN (Transformer) 2/2	SA
09	ARD (RESERVED)	SA	51	SATA HDD	SA
10	PCH (HDA, JTAG, SAT)	SA	52	SATA CD-ROM	SA
11	PCH (PCI-E, SMBUS, CLK)	SA	53	eSATA COMBO	SA
12	PCH (DMI, FDI, GPIO)	SA	54	Cardreader(USB)	SA
13	PCH (LVDS, DDI)	SA	55	Camera Connector	SA
14	PCH (PCI, USB, NVRAM)	SA	56	Bluetooth Connector	SA
15	PCH (GPIO, VSS_NCTF, RSVD)	SA	57	Status LED & LID	SA
16	PCH (POWER) 1/2	SA	58	FAN	SA
17	PCH (POWER) 2/2	SA	59	Thermal Sensor	SA
18	PCH (VSS)	SA	60	Touch Pad	SA
19	CLOCK GEN	SA	61	Function DB Conn.	SA
20	DDRIII(SO-DIMM_0) 1/3	SA	62	Audio/USB DB Conn.	SA
21	DDRIII(SO-DIMM_1) 2/3	SA	63	Function DB(SPEAKER)	SA
22	VGA (PCI-E) 1/9	SA	64	Function DB (Botton & LED)	SA
23	VGA (PCIE-BUS/Strap) 2/9	SA	65	Audio (CODEC)	SA
24	VGA (DDR3) 3/9	SA	66	Audio (MUTE)	SA
25	VGA (DDR3) 4/9	SA	67	Audio (Power)	SA
26	VGA (CRT) 5/9	SA	68	Audio (Audio & USB Conn.)	SA
27	VGA (LVDS/HDMI) 6/9	SA	69	Audio (Head Phone Jack)	SA
28	VGA (GPIO) 7/9	SA	70	Audio (Ext MIC Jack)	SA
29	VGA (XTAL) 8/9	SA	71	Audio (USB Portx2)	SA
30	VGA (Power/GND) 9/9	SA	72	Power Design Diagram	SA
31	VRAM(DDR3)# 1/4	SA	73	DCIN&Charger	SA
32	VRAM(DDR3)# 2/4	SA	74	SYS Power (+3_3V/+5V)	SA
33	VRAM(DDR3)# 3/4	SA	75	VTT&PCH Power(+1_05V)	SA
34	VRAM(DDR3)# 4/4	SA	76	DDR3 Power(+1_5V/+0_75V)	SA
35	VRAM(BYPASS) 1/2	SA	77	SYS Power(+1_8V)	SA
36	VRAM(BYPASS) 2/2	SA	78	CPU Power_VHCORE	SA
37	MUX LVDS	SA	79	CPU Power_VID	SA
38	MUX CRT	SA	80	VGA GFX Power-VGFX CORE	SA
39	CRT	SA	81	VGA Power(NV_VDD)	SA
40	Optimux	SA	82	Others power plane	SA
41	LVDS	SA	83	OVP protection	SA
42	HDMI Optimux	SA	84	Discharger Circuit	SA

BOM Control Table

Project Code & Schematics Subject: W930 H1&H2


PCB P/N:

P. Leader	Check by	Design by
FOXCONN HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Index Page		
Size A3	Document Number W930 H1&H2	Rev SA
Date: Thursday, May 20, 2010	Sheet 1	of 86

H1 Discrete (NV_)

H2 Switchable(nVIDIA Optimus) (SG_)

Both



TI CHARGER BQ24753		P.73
		OUTPUTS
DC_IN	BT+	DCBATOUT

SYSTEM DC/DC	
TI SN0608098RHRB ^{P.74}	
INPUTS	OUTPUTS
DCBATOUT	+5VALW
	+5VALW_LD0
	+3VALW
	+ECVCC
	+12V

SYSTEM DC/DC FP6339WQGTR P.75	
INPUTS	OUTPUTS
DCBATOUT	+1_05V_VTT


SYSTEM DC/DC FP6339WQGTR GMT G2998F11U P.76	
INPUTS	OUTPUTS
DCBATOUT	+1_5VSUS
+1_5VSUS	+0_75VRUN

CPU DC/DC ^{P.77} FP6149SPGTR	
INPUTS	OUTPUTS
+3V_{RUN}	+1_8V_{RUN}

CPU DC/DC MAX17030GTL+ P.78	
INPUTS	OUTPUTS
DCBATOUT	VHORE

SYSTEM DC/DC	
ADP3211MNR2G P.80	
INPUTS	OUTPUTS
DCBATOUT	GFXCORE

SYSTEM DC/DC TI TPS51217DSCR FP6149SPGTR P.81	
INPUTS	OUTPUTS
DCBATOUT	NV_VDD
+1_5VRUN	PEX_VDD





If PCIe Graphics is not implemented, the TX/RX pairs can be left as No Connect.

PEG_TXN0	C589	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C0	PEG_RXN_C[15.0]	22
PEG_TXN1	C591	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C1		
PEG_TXN2	C594	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C2		
PEG_TXN3	C595	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C3		
PEG_TXN4	C597	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C4		
PEG_TXN5	C600	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C5		
PEG_TXN6	C603	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C6		
PEG_TXN7	C604	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C7		
PEG_TXN8	C607	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C8		
PEG_TXN9	C611	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C9		
PEG_TXN10	C615	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C10		
PEG_TXN11	C617	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C11		
PEG_TXN12	C659	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C12		
PEG_TXN13	C627	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C13		
PEG_TXN14	C631	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C14		
PEG_TXN15	C641	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXN_C15		

PEG_TXP0	C588	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C0	PEG_RXP_C[15.0]	22
PEG_TXP1	C590	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C1		
PEG_TXP2	C592	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C2		
PEG_TXP3	C593	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C3		
PEG_TXP4	C596	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C4		
PEG_TXP5	C598	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C5		
PEG_TXP6	C601	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C6		
PEG_TXP7	C602	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C7		
PEG_TXP8	C605	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C8		
PEG_TXP9	C608	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C9		
PEG_TXP10	C612	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C10		
PEG_TXP11	C616	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C11		
PEG_TXP12	C61	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C12		
PEG_TXP13	C65	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C13		
PEG_TXP14	C628	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C14		
PEG_TXP15	C642	1	2	0.1U	6.3V	K	0402	X5R	PEG_RXP_C15		




For Disable Arrandale Graphic
In addition, FDI_RXN[7:0] and FDI_RXP[7:0] can be left floating on the PCH.
FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The
GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT
signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).
FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1] can be ganged together with
one resistor.


Layout Note:
Comp0,1 connect with Zo=49.9 ohm,
Comp2,3 connect with Zo=20 ohm,
In order to minimize resistance,
use thick traces to route all
COMP signals, use 10-mils
(0.254-mm) wide trace for
routing less than 500 mils (12.7
mm), or 20-mils (0.508-mm)
wide trace for routing between
500 mils (12.7 mm) and
1000 mils (25.4 mm). Keep 20-mils
(0.508-mm) spacing to
any other signals in order to
minimize crosstalk.




For Disable Arrandale Graphic
DPLL_REF_SSCLK and DPLL_REF_SSCLK# can be connected to GND on
Arrandale directly if motherboard only supports discrete graphics.

For Intel S3 Power Reduction issue





48A (SV)




For RF Noise


- AG35
- AG34
- AG33
- AG32
- AG31
- AG30
- AG29
- AG28
- AG27
- AG26
- AE35
- AE34
- AE33
- AE32
- AE31
- AE30
- AE29
- AE28
- AE27
- AE26
- AD35
- AD34
- AD33
- AD32
- AD31
- AD30
- AD29
- AD28
- AD27
- AD26
- AC35
- AC34
- AC33
- AC32
- AC31
- AC30
- AC29
- AC28
- AC27
- AC26
- AC25
- AC24
- AC23
- AC22
- AC21
- AC20
- AC19
- AC18
- AC17
- AC16
- AC15
- AC14
- AC13
- AC12
- AC11
- AC10
- AC9
- AC8
- AC7
- AC6
- AC5
- AC4
- AC3
- AC2
- AC1
- AC0
- AC-1
- AC-2
- AC-3
- AC-4
- AC-5
- AC-6
- AC-7
- AC-8
- AC-9
- AC-10
- AC-11
- AC-12
- AC-13
- AC-14
- AC-15
- AC-16
- AC-17
- AC-18
- AC-19
- AC-20
- AC-21
- AC-22
- AC-23
- AC-24
- AC-25
- AC-26
- AC-27
- AC-28
- AC-29
- AC-30
- AC-31
- AC-32
- AC-33
- AC-34
- AC-35
- AC-36
- AC-37
- AC-38
- AC-39
- AC-40
- AC-41
- AC-42
- AC-43
- AC-44
- AC-45
- AC-46
- AC-47
- AC-48
- AC-49
- AC-50
- AC-51
- AC-52
- AC-53
- AC-54
- AC-55
- AC-56
- AC-57
- AC-58
- AC-59
- AC-60
- AC-61
- AC-62
- AC-63
- AC-64
- AC-65
- AC-66
- AC-67
- AC-68
- AC-69
- AC-70
- AC-71
- AC-72
- AC-73
- AC-74
- AC-75
- AC-76
- AC-77
- AC-78
- AC-79
- AC-80
- AC-81
- AC-82
- AC-83
- AC-84
- AC-85
- AC-86
- AC-87
- AC-88
- AC-89
- AC-90
- AC-91
- AC-92
- AC-93
- AC-94
- AC-95
- AC-96
- AC-97
- AC-98
- AC-99
- AC-100

CPU SOCKET 989P
FOX_P298927-3641-01F

18A (SV) (VTT)



18A (SV) (VTT)



POWER

CPU VIDS

SENSE LINES


Analog Signal

For Disable Arrandale Graphic
VAXG should be connected to GND when disable iGPU.

For Disable Arrandale Graphic
VAXG_SENSE and VSSAXG_SENSE can't be connected to GND when left as not connect.

For Disable Arrandale Graphic
In addition, FDI_RXN[7:0] and FDI_RXP[7:0] can be left floating on the PCH.
FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The
GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT
signals on the Arrandale side should be tied to GND (through 1-k Ω $\pm$ 5% resistors).

22A (ARD iGPU)



GRAPHICS

POWER

FDI

PEG & DMI

GPU SOCKET_989P
FOX_PZ98927-3641-01F


SENSE LINES



GRAPHICS VIDS

DDR3 - 1.5V RAILS

1.1V


1.8V






PCI Express Configuration Select
CFG0 1 : Single PEG
0 : Bifurcation enable



3393727 The VIL Voltage DC Specification for CFG[0] Pin is in Violation of the EDS Value by a Large Amount
The Clarksfield EDS Vol1 documents the CFG[1:0] pins for PCI Express Port Bifurcation, the straps may not work correctly when using a pull down resistor of value other than 250 Ohms to drive a value of zero on the CFG[0] pin. When left floating a value of one is sensed and there is no impact in this case.



CFG3 PCI Express Static Lane Reversal
CFG3 1 : Normal Operation
0 : Lane Numbers Reversed
15 -> 0 , 14 -> 1 , ...





CFG4 Display Port Presence
CFG4 1 : Disabled ; No Physical Display Port attached to Embedded Display Port
0 : Enable ; An external Display Port device is connected to the Embedded Display Port




2611030 PCI Express Interface May Not Meet PCI Express 2.0 Jitter Specifications

Intel has determined that the workaround (3.01K pull down to Vss on signal CFG[7]) is not robust. Intel recommends not implementing this workaround at this time (CFG[7] should not be pulled down).
Intel recommends not to test for PCI-E Express 2.0 Jitter specification compliance for the affected steppings.












[HDA_DOCK_EN#/GPIO33]
Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features.
High (1) - Security measure defined in the Flash Descriptor will be enabled



EXTERNAL SPI0 ROM INTERFACE (FOR U98)



Port	Function
Port1	WLAN
Port2	GbE LAN
Port3	NC
Port4	NC
Port5	NC
Port6	NC
Port7	NC
Port8	NC



FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title	PCH (PCI-E, SMBUS, CLK)		Rev
Size	Document Number		
Custom	W930 H1&H2	SA	
Date:	Thursday, May 20, 2010	Sheet	11 of 86

SMBus Address: AEH

http://hobi-elektronika.net

Component List:

Component	Value	Location
R215	SG_2.2K_J	0402
R209	SG_2.2K_J	0402
R211	SG_10K_J	0402
R219	SG_10K_J	0402
R891	SG_2.37K_F	0402
R233	SG_0_J	0402
R234	SG_0_J	0402
R254	SG_150_F	0402
R22	SG_150_F	0402
R277	SG_150_F	0402
R237	SG_33_J2	0402
R238	SG_33_J2	0402
R223	1K_J	0402
R669	SG_0_J	0402
R670	SG_100K_J	0402

Pin Connections:

Pin	Signal	Value	Location
37	GM_INV_EN		T48
37	GM_LCDVCC_EN		T47
37	GM_BRADJ		Y48
37	GM_LVDS_DDC_CLK		AB48
37	GM_LVDS_DDC_DATA		Y45
37	PCH_ODD_CLKIN-		AV53
37	PCH_ODD_CLKIN+		AV51
37	PCH_ODD_RXIN0-		BB47
37	PCH_ODD_RXIN1-		BA52
37	PCH_ODD_RXIN2-		AY48
37	PCH_ODD_RXIN0+		BB48
37	PCH_ODD_RXIN1+		BA50
37	PCH_ODD_RXIN2+		AY49
20MIL	TP151	1	TP151
20MIL	TP154	1	TP154
20MIL	TP157	1	TP157
20MIL	TP214	1	TP214
20MIL	TP222	1	TP222
20MIL	TP234	1	TP234
20MIL	TP235	1	TP235
20MIL	TP236	1	TP236
20MIL	TP162	1	TP162
20MIL	TP237	1	TP237
20MIL	TP239	1	TP239
20MIL	TP242	1	TP242
20MIL	TP165	1	TP165
38	GM_BLUE		AA52
38	GM_GREEN		AB53
38	GM_RED		AD53
38	GM_DDCCLK		Y51
38	GM_DDCDATA		Y53
38	GM_HSYNC		Y53
38	GM_VSYNC		Y51
38	CRT_IREF		AD48
38	CRT_IRTN		AB51
38	GM_BLUE		AA52
38	GM_GREEN		AB53
38	GM_RED		AD53
38	GM_DDCCLK		Y51
38	GM_DDCDATA		Y53
38	GM_HSYNC		Y53
38	GM_VSYNC		Y51
38	CRT_IREF		AD48
38	CRT_IRTN		AB51

Table of Components:

Component	Value	Location
DDPD_3P	C683	1
DDPD_3N	C684	1
DDPD_2P	C689	1
DDPD_2N	C690	1
DDPD_1P	C687	1
DDPD_1N	C688	1
DDPD_0P	C686	1
DDPD_0N	C685	1

Table of Components:

Component	Value	Location
DDPD_3P	C683	1
DDPD_3N	C684	1
DDPD_2P	C689	1
DDPD_2N	C690	1
DDPD_1P	C687	1
DDPD_1N	C688	1
DDPD_0P	C686	1
DDPD_0N	C685	1

Table of Components:

Component	Value	Location
DDPD_3P	C683	1
DDPD_3N	C684	1
DDPD_2P	C689	1
DDPD_2N	C690	1
DDPD_1P	C687	1
DDPD_1N	C688	1
DDPD_0P	C686	1
DDPD_0N	C685	1

Table of Components:

Component	Value	Location
DDPD_3P	C683	1
DDPD_3N	C684	1
DDPD_2P	C689	1
DDPD_2N	C690	1
DDPD_1P	C687	1
DDPD_1N	C688	1
DDPD_0P	C686	1
DDPD_0N	C685	1

Table of Components:

Component	Value	Location
DDPD_3P	C683	1
DDPD_3N	C684	1
DDPD_2P	C689	1
DDPD_2N	C690	1
DDPD_1P	C687	1
DDPD_1N	C688	1
DDPD_0P	C686	1
DDPD_0N	C685	1


Table of Components:





Component	Value	Location
DDPD_3P	C683	1
DDPD_3N	C684	1
DDPD_2P	C689	1
DDPD_2N	C690	1
DDPD_1P	C687	1
DDPD_1N	C688	1
DDPD_0P	C686	1
DDPD_0N	C685	1

Table of Components:


Component	Value	Location
DDPD_3P	C683	1
DDPD_3N	C684	1
DDPD_2P	C689	1
DDPD_2N	C690	1
DDPD_1P	C687	1
DDPD_1N	C688	1
DDPD_0P	C686	1
DDPD_0N	C685	1

Table of Components





DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH




Danbury Technology
Disabled when Low
Enabled when High



USB PORT	Function
PORT-0	eSATA
PORT-1	External Port-1
PORT-2	External Port-2
PORT-3	Bluetooth
PORT-4	NC
PORT-5	Camera
PORT-6	NC
PORT-7	NC
PORT-8	Cardreader
PORT-9	WLAN
PORT-10	External Port-3
PORT-11	NC
PORT-12	NC
PORT-13	NC


Reserve for BIOS Reset
Place close to DIMM door

Buffer to reduce
loading on PLT_RST#.




In case of BIOS flash failed, the system may not boot OS.
Our BIOS will implement a feature, when short the pad,
BIOS will perform crisis recovery.
If possible, please put the pad near the DIMM door,
then end-user will be easily to recover their BIOS.






Default is use Internal VRM
For Disable Arrandale Graphic
GPIO27 floating as Internal VRM and there is no need external supply



For RF Noise




Default is use Internal VRM

For Disable Arrandale Graphic


GPIO27 floating as Internal VRM and there is no need external supply

3.062A (VCCIO)




3.062A (VCCIO)

For RF Noise



357mA



200mA



Default is use Internal VRM

For Disable Arrandale Graphic

GPIO27 floating as Internal VRM and there is no need external supply




VCCALVDS, VCCCTX_LVDS to GND
VSSA_LVDS NC
For disable LVDS



200mA

61mA

156mA


0.085A








H:100 MHz
L:133 MHz


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title CLOCK GEN		CCPBG - R&D Division	
Size A3	Document Number W930 H1&H2	Rev SA	
Date: Thursday, May 20, 2010	Sheet 19 of 86		







Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.




Logical Strap bit Mapping

Resister values	Pull-up to VDD	Pull-down to GND
5K Ω	1000	0000
10K Ω	1001	0001
15K Ω	1010	0010
20K Ω	1011	0011
25K Ω	1100	0100
30K Ω	1101	0101
35K Ω	1110	0110
45K Ω	1111	0111


Strap Options

Physical Strapping pin	Power Rail	Logical Strapping pin3	Logical Strapping pin2	Logical Strapping pin1	Logical Strapping pin0
ROM_SI	+3VRUN	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
ROM_SO	+3VRUN	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	BGA_DEVICE
ROM_SCLK	+3VRUN	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
STRAP0	+3VRUN	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VRUN	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VRUN	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]

Refer to <GB1 Family Design Guide DG-04202-001_v02_secured>




5.42A (N11P-6S1)
3.98A (N11M-GE2)




Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.

CHD0	8...39	32...63
CHD1	RAS#	RAS#
CHD2	A5	BA1
CHD3	BA1	A2
CHD4		A4
CHD5		A3
CHD6		CKE
CHD7		CS0#
CHD8	A11	A11
CHD9	CAS#	CAS#
CHD10	WE#	WE#
CHD11	BA0	BA0
CHD12	A5	A5
CHD13	A12	A12
CHD14	RS#	RS#
CHD15	A7	A7
CHD16	A10	A10
CHD17	CKE	CKE
CHD18	A0	A0
CHD19	A9	A9
CHD20	A6	A6
CHD21	A2	A2
CHD22	A8	A8
CHD23	A3	A3
CHD24	A13	A13
CHD25	BA2	BA2
CHD26	ODT	ODT
CHD27		
CHD28		
CHD29		
CHD30		



Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.
Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.






U204

U204



U204



<http://hobi-elektronika.net>

GPIO TABLE

GPIO	I/O	Internal pull low	Description
GPIO0	I	Yes	
GPIO1	I	Yes	HDMI Hot Plug Detect 0(HPD0)
GPIO2	O	Yes	LCD BL Brightness(LCD0_BL_PWM)
GPIO3	O	No	Panel Power(LCD0_VDD)
GPIO4	O	Yes	LCD Backlight enable(LCD0_BL_EN)
GPIO5	O	Yes	FOR Power Control NVDD
GPIO6	O	No	FOR Power Control NVDD
GPIO8	O	No	For GPU Thermaltrip
GPIO9	I	No	System Power Limit Alert Input

8/4 [DVT] Stuff R5705 as FAE Request.

8/4 [DVT] Add Test Point for eDP.

make sure your current pull high/ low setting of GPIO5/6 can output 0.85v before vBIOS loaded

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

VGA (XTAL/GPIO) 7/9

Size: Document Number
Custom: W930 H1&H2
Date: Thursday, May 20, 2010 Sheet 28 of 86

<http://hobi-elektronika.net>

GPIO TABLE

GPIO	I/O	Internal pull low	Description
GPIO0	I	Yes	
GPIO1	I	Yes	HDMI Hot Plug Detect @ (HPD0)
GPIO2	O	Yes	LCD BL Brightness (LCD0_BL_PWM)
GPIO3	O	No	Panel Power (LCD0_VDD)
GPIO4	O	Yes	LCD Backlight enable (LCD0_BL_EN)
GPIO5	O	Yes	FOR Power Control NVDD
GPIO6	O	No	FOR Power Control NVDD
GPIO8	O	No	For GPU Thermaltrip
GPIO9	I	No	System Power Limit Alert Input

8/4 [DVT] Stuff R5705 as FAE Request.





8/4 [DVT] Add Test Point for eDP.




make sure your current pull high/ low setting of GPIO5/6 can output 0.85V before VBIOS loaded

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

VGA (XTAL/GPIO) 7/9


Size: Document Number
Custom: W930 H1&H2
Date: Thursday, May 20, 2010 Sheet 28 of 86







Under Balls, The total trace length measured from GPU ball to cap is no more than 150mils.

Near GPU, The total trace length measured from GPU ball to cap is no more than 750mils.












Place around the VRAM U206




Place around the VRAM U207







Place around the VRAM U208



Place around the VRAM U209




PLACE 0.1UF CAPSUNDER THE MEMORY DEVICE.




PLACE 1UF CAPACITORS CLOSE TO THE MEMORY DEVICE.


Place around the VRAM U210




Place around the VRAM U211



Place around the VRAM U212




Place around the VRAM U213




PLACE 0.1UF CAPS UNDER THE MEMORY DEVICE.


1A




1A




1A




1A





PLACE 1UF CAPACITORS CLOSE TO THE MEMORY DEVICE.






Semi-PnP (For Win7 ,Should be Dummy)




For EMI




CRT CONNECTOR

LVDS CONNECTOR

500mA




Normal 465mA
Inrush 2A




Current limit is from 1.1A to 2.1A.








Normal 465mA
Inrush 2A






12/29 change to 10K
FAE suggestion.



PS8101
(TMD5 inputs equalization control)
PC1,PC0 Configuration
00: 8 dB,
01: 4 dB,
10: 12 dB,
11: 0 dB








ID1 (CK6)	ID0 (dGPU)	SKU
0	0	Internal GFX
1	0	N11P-6S1+1GB VRAM
1	1	N11M-GE2+512MB VRAM


ID2	ID1	ID0	SKU
0	0	1	W930
1	0	1	
0	1	1	
1	1	1	

KBC Conn




BFT Test Pad(Bottom)



TP1199	tpc40b_75	1	KSI1
TP1201	tpc40b_75	1	KSI3
TP1203	tpc40b_75	1	KSO1
TP1205	tpc40b_75	1	KSO8




For EMI




SPI ROM (EC Firmware) (1Mb)






EXTERNAL SPI ROM INTERFACE (EC)







Half Size Mini Card






This is a reserved circuit.
According to RF comment,
this circuit could be deleted
if Layout space is not enough.









Close to PIN40





For EMI







A



SATA ODD CONN



USB + eSATA on MB




BFT Test Point(Bottom)

TP1156	tpc40b_75	1	USB_VCC5_F
TP1157	tpc40b_75	1	USB_PN5_F
TP1158	tpc40b_75	1	USB_PP5_F
TP1159	tpc40b_75	1	
TP1160	tpc40b_75	1	DMIC_CLK_R
TP1161	tpc40b_75	1	DMIC_DAT_R
TP1163	tpc40b_75	1	DIAG_LOOP


CAMERA w/DMIC CONN.

300mA



For EMI

Bluetooth CONN.




Power Test Test Point (Top)

TP1224 tpc60t_100 1 CHARGE_LED
TP1228 tpc60t_100 1 CHARGE_LED_TP


Power Test Test Point (Top)

TP1225 tpc60t_100 1 SATA_LED#
TP1229 tpc60t_100 1 SATA_LED#_TP


Charger LED




HDD LED




T/P LED




LID Switch





WLAN LED




FAN





Touch Pad Conn



TP_Right Button




BOT Side





Function DB Conn.

BFT Test Pad(Top)




BFT Test Pad(Bottom)






Internal Speaker




R INT_SPK_R+	1	tpc40b_75	TP107
R INT_SPK_R-	1	tpc40b_75	TP108
R INT_SPK_L+	1	tpc40b_75	TP112
R INT_SPK_L-	1	tpc40b_75	TP109


For BFT Test (BOT)




Power Button




One Key Recover Button



Record Button




Blue












Switch LED

Blue




DVDD_IO can be either 1.5V or 3.3V. Resume well power, regardless iHDMI is implemented or not. However, external codec/MDC must have the same voltage level as PCH VCCSUSDA power.




Tied at one point only under the ALC275 or near the ALC275


PC BEEP





For power-on/off de-pop circuit and system booting warning signal: Please System BIOS Engineer Note :
 1. If you want the system make warning signal after power on , please let EC_MUTE# High first.
 2. When you want to exit your Bios Programming Code, please let the EC_MUTE# Low. (The programming is different from before .)

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Size		CCPBG - R&D Division	
File	Document Number	Rev	SA
W930 H1&H2			
Date	Thursday, May 20, 2010	Sheet	66 of 86








AUDIO POWER(4.75V/200mA)

















EVT	CP	DPPM	PWRLIMIT	Input OCP
90W	4.22A	4.22A/80.18W	4.52A/85.88W	10A


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title DCIN&Charger			
Size	Document Number	Rev	
Custom	W930 H1&H2	SA	
Date:	Thursday, May 20, 2010	Sheet	73 of 86




$I_{max} = 19A$
 $F_{sw} = 325KHz$
 $V_o = (1 + (PR187/PR208)) * 0.75 = 1.05V$
 $OVP \Rightarrow VFB * 120\%$
 $UVP \Rightarrow VFB * 70\%$
 $OCP \Rightarrow 10uA * (R_{oc}/Low\ Side\ R_{ds(on)}) + 1/2 \Delta I_{LL} = 25.57A$













Default value of VID [6:0] = [0100100] , PSI = 0 , PROC_DPRSPLVR = 1
VHOCORE=1.05V
























$R_{CS} = PR191 \times PR541 / (PR191 + PR541) + PR536 = 230.38 \text{ Kohm}$
 $R_O = R_{CS} \times DCR / R_{PH} = R_{CS} \times DCR / PR535 = 7.9 \text{ mOhm}$
 $I_{LIM} = 20 \times R_{LIM} / R_O = 20 \times PR537 / R_O = 22.9 \text{ A}$
 $R_T = (V_{vid} + 1.0V) / (2 \times F_{sw} + 9pF) = 16 \text{ Kohm}$
 $F_{sw} = 350 \text{ KHz}$










Battery UVP Protect(8.475V)



2010/05/11
P64:Add P_LED3,P_R2 for Power LED base on ME request.

2010/05/12
P61:Change CN2 from 1N-0012000-F000 to 1N-0012000-FKG0.
P64:Change P_CN3 from 1N-0012000-F000 to 1N-0012000-FKG0.
P74:Del P_J2,P_J17.Change +5VALW_PWM to +5VALW_Del +3VALW_PWM.
P75:Del P_J39,+1_05V_VTT_PWM.
P76:Del P_J44,P_J11;Del +1_5VSUS_PWM,+0_75VRUN_VTT.
P77:Del P_J15,+1_8VRUN_VOUT.
P80:Del P_J33,Change GFXCORE-A to GFXCORE.
P81:Del P_J36,P_J12,NV_VDD_VGA,PEX_VDD_LDO.
P85:Change H14 from 1X-HOLE000-1407 to 1X-HOLE000-1357.
Change H12 from 1X-HOLE000-1400 to 1X-HOLE000-1486.
Add HOLE H19,H20.

2010/05/13
P85:Change H14 from 1X-HOLE000-1357 to 1X-HOLE000-1492.
Change H8 from 1X-HOLE000-1309 to 1X-HOLE000-1493.
P08:Del TP204,TP124.
P09:Del TP343,TP350,TP349,TP348,TP341,TP342,TP337,TP333,TP338,TP339,TP346,
TP336,TP332,TP331,TP335,TP334,TP344,TP340,TP345,TP347,TP261,TP304,TP303
TP310,TP308,TP307,TP258,TP305.

2010/05/14
P81:Change PR566 from 75K_F to 39K_F.
P76:Change PR156,PR151 from 10K_F to 2.2K_F.
P75:Change PR107 from 4.42K_F to 2.2K_F;
Change PR208 from 10K_F to 5.1K_F.
P22:Change Q5,R5609,R811 from stuff to NC.
P11:Change R111 from NC_ to stuff.
P44:Change R83 from NC to stuff.
P09:Del TP354,TP356,TP355,TP320,TP325,TP317,TP315,TP323,TP353,TP313,TP310.

2010/05/17
P64:Change P_R1,P_R2,P_R3 from 68_J to 330_J.
P59:Change R74 from 1R-0000183-F200 to 1R-0002212-F200 for thermal request.

2010/05/19
P80:Change PR615,PR617,PR619,PR623,PR625,PR621,PR627 from 10K_J to 1K_J;
Change PR616,PR618,PR620,PR624,PR626,PR622,PR628 from 0_J to 1K_J.
P39:Change F17 from 1M-F006A35-F000 to 1M-F6V0A35-F000(Halogen Free) for PUR.
P60:Change F12 from 1M-F10V0A1-F000 to 1M-F30VA12-F000(Halogen Free) for PUR.
P43:Change Q57 from 17-S12301B-DS00 to 17-S12301C-DS00 for PUR.
P58:Change Q79 from 17-S12301B-DS00 to 17-S12301C-DS00 for PUR.