

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Index page	1.0	07'10/19	36	Flash ROM/XBUS	1.0	07'10/19
02	Block Diagram	1.0	07'10/19	37	Mini-PCIE Card	1.0	07'10/19
03	Merom(HOST BUS) 1/3	1.0	07'10/19	38	FeliCa/MDC	1.0	07'10/19
04	Merom(HOST BUS) 2/3	1.0	07'10/19	39	EXPRESS	1.0	07'10/19
05	Merom(Power/Gnd) 3/3	1.0	07'10/19	40	AUDIO(CODEC/POWER) 1/4	1.0	07'10/19
06	CLOCK GEN	1.0	07'10/19	41	AUDIO(AMP/HP/SPK) 2/4	1.0	07'10/19
07	Crestline (HOST) 1/7	1.0	07'10/19	42	AUDIO(EXTMIC) 3/4	1.0	07'10/19
08	Crestline (DMI) 2/7	1.0	07'10/19	43	AUDIO(MUTE) 4/4	1.0	07'10/19
09	Crestline (GRAPHIC) 3/7	1.0	07'10/19	44	FAN/Thermal-Sensor	1.0	07'10/19
10	Crestline (DDRII) 4/7	1.0	07'10/19	45	PCI (PCI BUS) 1/3	1.0	07'10/19
11	Crestline (POWER,VCC) 5/7	1.0	07'10/19	46	PCI (i.LINK) 2/3	1.0	07'10/19
12	Crestline (VCC CORE) 6/7	1.0	07'10/19	47	PCI (SD/MS-DUO) 3/3	1.0	07'10/19
13	Crestline (VSS) 7/7	1.0	07'10/19	48	USB2.0	1.0	07'10/19
14	DDRII(SO-DIMM_0) 1/3	1.0	07'10/19	49	LAN (88E8039)	1.0	07'10/19
15	DDRII(SO-DIMM_1) 2/3	1.0	07'10/19	50	LAN Transformer	1.0	07'10/19
16	DDRII(Termination) 3/3	1.0	07'10/19	51	Touch/Lid/LED	1.0	07'10/19
17	VGA(PCI-E)	1.0	07'10/19	52	Power Bottom & USB Board	1.0	07'10/19
18	VGA(STRAP)	1.0	07'10/19	53	Power Design Diagram	1.0	07'10/19
19	VGA(GDDR)	1.0	07'10/19	54	DCIN&Charger	1.0	07'10/19
20	VGA(MULTIUSE)	1.0	07'10/19	55	SYS Power (+3_3V/+5V)	1.0	07'10/19
21	VGA(LVDS/VDAC)	1.0	07'10/19	56	SYS Power(+1_5V/+1_05V)	1.0	07'10/19
22	VRAM(GDDR)	1.0	07'10/19	57	DDR2 Power(+1_8V/+0_9V)	1.0	07'10/19
23	VGA(POWER) 1/3	1.0	07'10/19	58	CPU Power_VHCORE	1.0	07'10/19
24	VGA(POWER) 2/3	1.0	07'10/19	59	VGA Power(+1_2V/+1_2V)	1.0	07'10/19
25	VGA(POWER) 3/3	1.0	07'10/19	60	Others power plane	1.0	07'10/19
26	VRAM(BYPASS)	1.0	07'10/19	61	OVP protection	1.0	07'10/19
27	CRT	1.0	07'10/19	62	HOLE	1.0	07'10/19
28	LVDS	1.0	07'10/19	63	History (1)	1.0	07'10/19
29	ICH8-M(PCI/USB) 1/5	1.0	07'10/19	64	History (2)	1.0	07'10/19
30	ICH8-M(LPC, IDE, SATA)2/5	1.0	07'10/19	65	History (3)	1.0	07'10/19
31	ICH8-M(GPIO) 3/5	1.0	07'10/19	66	History (4)	1.0	07'10/19
32	ICH8-M(POWER) 4/5	1.0	07'10/19	67	History (5)	1.0	07'10/19
33	ICH8-M(GND) 5/5	1.0	07'10/19	68			
34	SATA HDD/CD-ROM	1.0	07'10/19	69			
35	EC+KBC(3910)	1.0	07'10/19	70			

M730 Main Board

M/B P/N: 1P-0079100-8010 (FUBAI)
1P-0079500-8010 (HANSTAR)
1P-0079G00-8010 (TRIPOD)


P/B P/N: 1P-1079100-8010 (FUBAI)
1P-1079500-8010 (HANSTAR)
1P-1079G00-8010 (TRIPOD)


U/B P/N: 1P-1079101-8010 (FUBAI)
1P-1079501-8010 (HANSTAR)
1P-1079G01-8010 (TRIPOD)

P. Leader	Check by	Design by


FOXCONN HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division		
Title Index Page		
Size A3	Document Number M730-1-01	Rev 1.0
Date: Saturday, October 13, 2007	Sheet 1	of 67

M730 (Crestline PM+Gfx Block Diagram)








Layout note:
no stub on H_STPCLK TP.
H_STPCLK# to be routed in daisy chain fashion from ICH to LPC slot and then to CPU.






PM_THRMTRIP# should connect to ICH8-M and GMCH without T-ing (No stub)

ICH8M's GPIO12: VIL---> -0.5V ~ 0.8V
VIH---> 2.0V ~ 3.3+0.5V
MEROM's PROCHOT#: VIL---> -0.1V ~ 0.3*VCCP
VIH---> 0.7*VCCP ~ VCCP+0.1




When use U3, R429 and C453 need change to NC.















CPU_VCCA---->120mA
CPU_VCCP----->2.5A
CPU_VCC----->36A








FSB Frequency Table:


FSLC	FSLB	FSLA	CPU	SRC[7:0]	PCI
0	0	0	266.66	100	33
0	0	1	133.33	100	33
0	1	0	200	100	33
0	1	1	166.66	100	33
1	0	0	333.33	100	33
1	0	1	100	100	33
1	1	0	400	100	33














DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B










NOTE: +V1.25S and +V1.25M should be +V1.5 for Fountain Grove (Calero Interposer).




"Intel check list suggest a 330uF"

1.8V per DIMM=3.08A












SKU			
Vender	Qimonda (Infineon)	HYNIX	Samsung
Vendor PN	HYB18H512321BF-14	HY5RS123235BFP-14	K4J52324QE-BC14
H.H PN	13-HYB18H5-3003	13-HY5RS12-3001	13-K4J5232-3001
Configuration	NB8M-GT with 2pcs (16Mx32) GDDR3		
LOCATION	Stuff R511,R510	Stuff R512,R509	Stuff R512,R510
	No Stuff R512,R509	No Stuff R511,R510	No Stuff R511,R509




FAE: TV Mode Strap no use, remove.
(MIOAD7, MIOAD10, MIOBD6)








I2C
ROM
GENERAL SIGNALS
TEST SIGNAL
GPIO
CRYSTAL



	I/O	Internal pull low	GPIO TABLE	
GPIO0	I	Yes	TP	
GPIO1	I	Yes	TP	
GPIO2	O	Yes	Panel Brightness (PWM)	Active High
GPIO3	O	No	Panel Power Enable	Active Low
GPIO4	O	Yes	Panel Backlight On/Off	Active High
GPIO5	O	Yes	TP	
GPIO6	O	Yes	TP	
GPIO7	O	Yes	TP	
GPIO8	OD	No		
GPIO9	OD	No	THERM	Active Low
GPIO10	O	No	Memory Vref switch	
GPIO11	O	No	TP	
GPIO12	I	--	TP	



Tis chip can use MK1726 or P1819B

R560 place near GPU
R561 place near spectrum chip


SPREAD SPECTRUM SETTING FOR MK		
S0	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.8
1	DOWN	-0.6
1	DOWN	-2.5


SPREAD SPECTRUM SETTING FOR P1819B		
SRS PIN3	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.25
1	DOWN	-1.75


0 = connect to GND
M = unconnected
1 = connect directly to VDD


nVidia support Down -1.25%


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title VGA(MULTIUSE)			
Size A3	Document Number M730-1-01	Rev 1.0	
Date:	Saturday, October 13, 2007	Sheet	20 of 67






















LVDS




INVERTER CONN.





FOXCONN HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title	LVDS		
Size	Document Number	Rev	
A3	M730-1-01	1.0	
Date:	Saturday, October 13, 2007	Sheet	28 of 67

The R597 will consume about 0.054 Watt ($3.3 \times 3.3 / 200 = 0.054W$). We changed resistor to 0603 size (1/8 Watt)





PCI Pullups




Strap for Boot-BIOS


	GNT#	SPI_CS1#
LPC(Default)	H1	H1
PCI	H1	LOW
SPI	LOW	H1





Place within 500 mils of ICH





Place within 500 mils of ICH and don't routing next to high speed signals













SATA HDD CONN



For ESD.


CD-ROM CONN





Pin NO.	Pin Name	MS90	MS20
26	GPWU1	NC	UNDOCK REQ#
81	GPIAD0/AD0	NC	PORT_DET#
87	GPIAD4/AD4	NC	D_S5_PWRGD
88	GPIAD5/AD5	NC	DK_BAY_DETECT#
90	GPIAD7/AD7	NC	DK_BAY_ID#
20	GPIOD7	NC	AND_DOCK_S5_RST_600MS#
21	GPIOD8	NC	DOCK_ID0
62	GPIOD13	NC	D_RUN_PWRGD
37	GPWU3/PWM3	NC	DOCK_LED
39	GPWU5/PWM5	NC	DOCK_RUN_RST#
1	GPWU7/PWM7	NC	DK_BAY_PWRIN
83	GPIAD2/AD2	NC	SW_CIR02
89	GPIAD6/AD6	NC	PWR_CIR#
119	GPIOD6	NC	SW_CIR00
105	GPIOD20/ES1CS#	NC	SW_CIR01
176	GPWU7/TIN2/FANFB2	NC	2ND_FAN_TACH
99	GPWU7/TIN2/FANFB2	NC	MOR_FAN_DAC
43	GPWU7/PWM7/FAN2/PWM	NC	LOGO_LED_EN_EC


System ID table check with software define

ID5	ID4	ID3	ID2	ID1	ID0
0	0	0	1	0	1





```
Pin 18 of JIG-120 is useless in debug board,
so we let pin 18 NC.
```






SW2 PIN8, 9 : NPTH



Mini Card. WLAN




LED IF SPEC:
20mA(TYP), 30mA(MAX)


Green

WLAN LED.

+1_5V=>0.5A
+3_3VAux=>0.33A
+3_3V=>1A




FeliCa CONN.





BOM Notice:


W/ FeliCa SKU	R151, R152, L25, C185, C186, F2, CN6	stuff
W/O FeliCa SKU	R151, R152, L25, C185, C186, F2, CN6	no stuff


MDC CONN.



























Touch Pad CONN.




TP_LEFT Button




LID Switch




TP_Right Button



POWER_LED
SUSPEND_LED




SATA LED#




MS/SD LED


Power Button Board





S1 Button






AV Mode Button



USB Board





DCBATOUT

ALW_ON

DCBATOUT

SUS_ON

DCBATOUT

RUN_ON

DCBATOUT

IMVP_VR_ON

DCBATOUT

RUN_ON1

INTERSIL
ISL6236
Switch Mode
FOR System
PAGE 55

EN1
EN2

LD05
PGOOD

System
+5VALW/5.5A

System
+3VALW/5A

+5VALW_LDO
ALW_PWRGD

+12V For Load switch

+5VALW_LDO

N-Channel
transistor

+5VSUS/1.6A

N-Channel
transistor

+5VRUN/3A

N-Channel
transistor

+3VSUS/1.6A

N-Channel
transistor

+3VRUN/3A

GMT G909
LDO

+ECVCC/100mA

TI
TPS51116RGER
Switch Mode
FOR DDR2
PAGE 57

S3
S5

VTTREF
PGOOD

+1_8VSUS/11A

+0_9VSUS/2A

DDRDIMM_VREF
DDR2_PWRGD

RUN_ON2

N-Channel
transistor

+1_8VRUN/6A

GMT G9338
LDO

N-Channel
transistor

+1_25RUN/1.7A

TI
TPS51124RGER
Switch Mode
FOR System
PAGE 56

EN1
EN2

PGOOD

+1_05VRUN/10A

+1_5VRUN/6A

RUN_PWRGD

RUN_ON1

APL5912
LDO

PEX_VDD/1.7A

INTERSIL
ISL6262A
Switch Mode
FOR CPU Core
PAGE 58

VR_ON

CLK_EN#
IMVP_OK

VHCORE/44A

EC_CLK_EN#



IMVP_OK


SEMTECH
SC411
Switch Mode
FOR VGA Core
PAGE 59


EN/PSV

PGOOD


NV_VDD/12.5A








$V_o = ((PR184/PR185)+1)*0.5 = 1.215V$
 $L = V_{OUT}(V_{IN}-V_{OUT})/(V_{IN}*f*LIR*I_{LOAD}(MAX))$
 $= 1.2*(19.5-1.2)/19.5*280K*0.35*12.5 = 0.92uH$
 L choose 1uH, LIR=0.32
 $I_{ocp} = (R_{trip}*10u)/R_{ds(on)} + I_{ripple}/2$
 Setting +1_8VSUS OCP trigger point to 18A
 OVP POINT=> VFB * 116%
 UVP POINT=> VFB * 70%
 Switching Frequency = 280KHz















$$V_o = ((PR188/PR189)+1)*0.8 = 1.2V$$

Setting +1_8VSUS OCP trigger point to 16A



Discharge circuit for power-off





M730 EVT

(2007/05/29)

Base on M720_SCHEMATIC_0528_1700.

(2007/05/30)

P.35 Add R607 for OVT_GFX#

P.23 Add R604,R605 and R606 for IFPC/D power

(2007/05/31)

P.40 Change R171 to 22ohm,C215 to 22uf.

P.42 Change C201,C202,C204 to X5R.

P.44 Delete U12,R183,R190 and C224 for remove memory thermal sensor solution.

P.9 Delete R366,R69,R74 and R81.

P.11 Delete Internal graphics power.

P.12 Delete Internal graphics power.

P.54 Change PR2 from 0.02_F 2512 to 0.015_F 2512 for 90W adapter application.

P.60 Change PQ47 from SI4800BDY to FDS8896

P.28 Add C702

(2007/06/04)

P.54 Change PR28 from 44.2K_F to 62K_F for setting constant power trigger point to 4.1A

P.57 Change PR147 from 6.8K_F to 10K_F for setting +1_8VSUS OCP trigger point to 16A

P.59 Change PR184 from 14K_F to 14.3K_F for setting NV_VDD to 1.215V

P.59 Change PR182 from 6.8K_F to 5.9K_F for setting NV_VDD OCP to 18A

P.59 Add PR197, PR198 0_J for NV_VDD feedback remote sense.

P.61 Change PR56 from 53.6K_F to 47K_F for setting PWRLIMIT trigger point to 4.4A.

(2007/06/05)

P.54 Change PQ18 and PQ19 from SI4800BDY to SI3424DV for layout space.

P.54 Change PC24 from 120pF 10% to 120pF 5% for purchase difficult.

P.60 Change PQ35 and PQ36 from SI4800BDY to SI3424DV for layout space.

(2007/06/08)

P.62 Add BOSS7 and BOSS8 for thermal request

(2007/06/14)

P.9 Change R97 to NC

P.9 Add R608/R609 and NC for LVDS_VREFH and LVDS_VREFL

P.8 Add TP731,TP732,TP733,TP734,TP735 for GFX_VID[3:0] and GFX_VR_EN

(2007/06/22)

P.19 Net I2CS_SDA & I2CS_SCL exchange with TP632 & TP633

P.22 Q40,Q41,Q42,Q43,R575,R576,R582 and R583 change from NC to mount for Nvidia save power function

P.24 Add and NC Q44,R610 for Nvidia save power function reserve

P.34 CAP7 change from 1C-41S0476-M000 to 1C-41R0476-M200 for layout convenient

P.62 Delete BOSS7,BOOS8 for ME request

(2007/06/23)

P.62 H14 change to 1X-HOLE000-0474 for ME request

P.62 H17 change to 1X-HOLE000-0473 for ME request

(2007/06/25)

P.62 Update H14 screw hole pad.

P.34 Change CAP7 to mount, and C275 to no mount for M720 HDD noise issue.

P.38 Update FeliCa pin define for M720 A'SSY issue.

P.49 Add C703,C704 for M720 LAN noise issue.

(2007/06/28)

P.57 Delete PR151 0ohm for application note.

P.58 Change PC67 from 270pF 10% to 270pF 5% for purchase difficult.

P.58 Add TP736, TP737, TP738 and TP739 test pin for application note.

P.56 PL8 change from 1L-DSPD100-4H02 to 1T-00001U5-0000 for layout convenient.

(2007/06/29)

P.22 Delete R569 and add R611 for mirror function off.

P.22 Modify address and command signals of U39 for mirror function off.

(2007/07/02)

P.22 R577,R578,R573,R574 change from 4.3k to 1.05k for nVidia's suggestion.

P.22 R582,R583,R575,R576 change from 4.02k to 1.82k for nVidia's suggestion.

P.22 R584,R585,R579,R580 change from 10k to 2.49k for nVidia's suggestion.

P.28 Add R612 and NC R596,U40 for GPIO3 of GPU is active high which is nVidia's suggestion.

(2007/07/03)

P.37 Change LED4 to HT-110YG for M720 LED issue.

P.51 Change R321,R323 to 51ohm,LED2,LED3 to HT-110Y for M720 LED issue.

P.48 Change F5~F8 to 2.6A poly-switch for M720 USB loading and noise issue.

P.52 Change CN23 to HS-8208E for M720 USB loading and noise issue.

(2007/07/05)

P.11 L28 change to 1uH/220mA for M720 component spec. issue.

P.08 Delete C509 for layout convenient.

P.46 Change L27 to SINKA OD6560T-E900T for purchase difficult.

P.28 NC R612 and mount R596,U40 for GPIO3 of GPU is set active low which is the same as MS90.

P.22 Swap data signals of VRAM for layout convenient.

(2007/07/06)

P.54 Change PC3 from mount to dummy for M720 application note.

P.54 Change PC38 from 4.7uF_25V 0805 to 1uF_25V 0603 for M720 application note.

P.54 Remove PR176 10_J for M720 application note.

P.54 Add PR199, PR200 1_J 1206 and PC201, PC202 4.7uF_25V 0805 for M720 DC_IN RC snubber circuit.

P.38 L25 change from BK1608LL121-T to TB160808B121 for purchase difficult.

P.54 PL1,PL3 change from BLM41PG600SN1L to BCMS451616A600-8A for purchase difficult.

P.05 CAP3 change from EEFSL0D331EY to 2R5TPE330M9 for purchase difficult.

P.12 CAP14 change from EEFSL0D331EY to 2R5TPE330M9 for purchase difficult.

(2007/07/09)

P.54 Change PR199, PR200 form 1206 to 1210 for M720 power rating safety.

P.05 CAP3 change back to EEFSL0D331EY for purchase difficult.

P.12 CAP14 change back to EEFSL0D331EY for purchase difficult.

(2007/07/10)

P.11 L28 change to EBL52012-1R0M 0.25A for M720 component spec. issue.

(2007/07/11)

P.28 Add L55 for M720 EMI issue.

P.41 Delete VR2~VR5 and add C705~C708(NC) for M720 EMI issue.

FOXCONN			HON HAI Precision Ind. Co., Ltd.	
Title History (1)			CCPBG - R&D Division	
Size	Document Number		Rev	
A3	M730-1-01		1.0	
Date:	Saturday, October 13, 2007		Sheet	63 of 67

(2007/07/12)
P.54 Add PJ9 for application.
P.55 PR170,PR171,PC178,PC179 change to NC for application.
P.59 PR183,PC189 change to NC for application.
P.22 Change Q40~Q43 and R575,R576,R582,R583 to NC for customer request.
P.06 Add C709,C710 and reserve for EMI application.
P.57 Add PC203~PC210 and reserve for EMI application.
P.35 Add C711,C712 and reserve for EMI application.
P.38 Add C713 and reserve for EMI application.

(2007/07/13)
P.40 Add J2 for EMI application.

(2007/07/16)
P.42 Change C455,C445 to 10uF,R167,R149 to 20 Kohm for M720 MIC. THD+N issue.
P.35 Change R382 to mount and R390 to NC for system ID modification.
P.54 PR199,PR200 change to 1/3 W for PUR issue.

(2007/07/17)
P.37 Change LED4 to HT-110UYG for M720 MOR request.

(2007/07/20)
P.41 Change R105 to 6.2Kohm for M720 audio issue.

M730 DVT

(2007/07/27)
P.48 Delete F6,F8 for MOR's request.
P.61 Change PD16 from mount to NC, add PR201 0ohm for application.
P.06 Modify R350 pin1 connection from GND to +3VRUN for GPU select 27MHz issue.

(2007/08/13)
P.51 Change LED2,LED3 from HT-110Y to HT-110UY
Change R319,R322 from 47ohm to 120ohm and R321 from 51ohm to 120ohm
Change R496 from 47ohm to 100ohm for M720 LED brightness request from MOR

(2007/08/14)
Add test pin TP740~TP772 for power test jig.

(2007/08/17)
P.34 Add CAP21 for +5VRUN noise issue of ODD
P.41 Add CAP22 for +5VAMP noise issue of CODEC
C127 change from no mount to mount for +5VAMP noise issue of CODEC
P.25 Add C714/C715 for PEX_PLL_AVDD/PEX_PLL_DVDD noise issue

(2007/08/23)
P.38 NC R152,R151,F2,L25,C185,C186,CN6 for no Felica SKU
P.44 U27 change from GMT G781-1P8f to SMSC EMC1402-2-ACZL for Penryn CPU concern

(2007/08/25)
P.62 H3 change to 1X-HOLE000-0519 for ME's request

(2007/08/28)
P.55 PL11,PL12 change from SPD1004HT4R7N-8A to PCMC063T-4R7MN
for ME interference issue.
P.55 PR170,PR171,PC178,PC179 change from NC to mount for EMI issue.
P.57 PR145 change from 3.3ohm to 4.7ohm and PC131 change from 1000P to 680P
for EMI issue.

(2007/08/28)
P.35 Add and reserve C716,C717,C718 0603 cap for EMI solution.
P.55 Add and reserve PC211,PC212 0603 cap for EMI solution.
P.57 Add and reserve PC213 0603 cap for EMI solution.
P.58 Add and reserve PC214~PC218 0603 cap for EMI solution.


M730 PVT

(2007/09/27)
P.54 Delete PJ9 for application.
P.54 Change PD6 from mount to NC for UL_Lock issue.
P.54 Delete PR25, PR41, PR42 for application.
P.55 PL11,PL12 change from PCMC063T-4R7MN to SPD1004HT4R7N-8A
for MOR request.
P.55 Delete PJ4, PJ5 for application.
P.55 Delete PR155, PR156, PR162, PR163, PR167 for application.
P.56 Delete PJ1, PJ2 for application.
P.56 Delete PR129 for application.
P.57 Delete PJ3 for application.
P.58 Delete PR70, PR71, PR84, PR86, PR90, PR93, PR94, PR96, PR97, PR99,
PR102 for application.
P.59 Delete PJ6, PJ7 for application.
P.59 Delete PR177, PR197, PR198 for application.
P.60 Delete PR110, PR111, PR114 for application.
P.61 Delete PR20, PR49 for application.


(2007/10/17)
P.25 Add netname "J6" for U35 Pin J6 for application.

(2007/10/19)
P.47 Change R235 from 47ohm to 68ohm for MS Card Media-C
MS_CLK undershoot issue

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title History (2)		CCPBG - R&D Division	
Size A3	Document Number M730-1-01	Rev 1.0	
Date: Friday, October 19, 2007	Sheet 64	of	67



FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title History (4)			
Size A3	Document Number M730-1-01		Rev 1.0
Date:	Saturday, October 13, 2007	Sheet 66 of 67	



FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title		History (5)	
Size	Document Number		Rev
A3	M730-1-01		1.0
Date:	Saturday, October 13, 2007		Sheet 67 of 67