


JV42-DN Block Diagram

Project code: 91.4HD01.001
PCB P/N : 48.4GX01.0SA
PCB 版號 : 09919 SA
REVISION : PCB STACKUP



PCB STACKUP

TOP	_____
VCC	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SYSTEM DC/DC RT8223 46	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5.5A)
	3D3V_S5 (5A)

SYSTEM DC/DC RT8209E 47	
5V_S5	1D5V_S3 (14A)
RT9026 47	
5V_S5	0D75_S3 (1.2A)


SYSTEM DC/DC RT8209E 48	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (11A)
RT9025 48	
3D3V_S5	1D1V_S5 (1.4A)

RT9025 49	
5V_S5	1D1V_VGA
RT9161 49	
3D3V_S0	2D5V_S0 (200mA)

RT9025 49	
1D5V_S3	1D05V_S0 (1.4A)

CHARGER BQ24745 50	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA

CPU DC/DC ISL6265AHR 45	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.55V 18A
	VDDNB 0~1.55V 4A



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

History

Size

A3

Document Number


JV42-DN


Date: Thursday, November 05, 2009

Sheet 2 of 63



Rev

SA






UMA



SKT-CPU638P-GP-U2
62.10055.111



SKT-CPU638P-GP-U2


62.10055.111


UMA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU DDR (2/4)		
Size	Document Number	Rev
A3	JV42-DN	SA
Date: Thursday, November 05, 2009	Sheet 5 of 63	







1027 For AMD review request

0.6A per ANT Rev1.1, Page3

0.45A per ANT Rev1.1, Page3

80mil Width

1027 For AMD review request

PART 5/6

POWER

PAR 4 OF 6

MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions

PART 6/6

GROUND


UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



1002

DEBUG STRAPS


Do Not Stuff	TP67	PCI_AD23	11
Do Not Stuff	TP70	PCI_AD24	11
Do Not Stuff	TP66	PCI_AD25	11
Do Not Stuff	TP77	PCI_AD26	11
Do Not Stuff	TP80	PCI_AD27	11
Do Not Stuff	TP110	PCI_AD28	11
Do Not Stuff	TP108	PCI_AD29	11
Do Not Stuff	TP111	PCI_AD30	11

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIe Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED DEFAULT	CLKGEN ENABLED DEFAULT	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIe Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED	CLKGEN DISABLED DEFAULT	PERFORMANCE MODE	L,H = LPC ROM (Default) L,L = FWH ROM	


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT

UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ATI-SB820 STRAPPING (5/5)	
Size	Document Number
A3	JV42-DN
Date: Wednesday, November 18, 2009	Sheet 15 of 63
SA	



1029




1021



1001



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				DDRIII SO-DIMM SKT 1			
Size	Document Number						Rev
Custom	JV42-DN						SA
Date: Thursday, November 05, 2009				Sheet 16		of 63	



DDR3-204P-99-GP
62.10017.W01
2ND = 62.10017.V31
3RD = 62.10017.M41

1019 參考AMD 公版線路



LVDS

Truth Table

Function	SEL
A _N to N _B 1	L
A _N to N _B 2	H

CRT

$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	H _i -Z	H _i -Z	H _i -Z	H _i -Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

EDID

Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level


BLON_IN

Function Table


Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level


1026




1023




0924





1023






1016



0924



0924



0923



JV42-DN SA
20.F1093.040
define same as SJM50-PU, can use SJM50 Cable

The diagram illustrates the chemical structures of two peptides, R15 and R24, and their corresponding peptides with a Do Not Stuff (DIS) tag. The top peptide, R15, is labeled 'UMA' and 'R2J-2-GP'. The bottom peptide, R24, is labeled 'DIS' and 'Do Not Stuff'. Both peptides are flanked by 'GMCH_LCDVDD_ON' and 'LCDVDD_ON' tags.

[illegible]

0922

CCD Pin	
Pin	Symbol
1	CCD_PWE
2	USB-
3	USB+
4	GND
5	GND

[illegible]


1005

UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LCD CONN			
Size	Document Number		Rev
Custom	JV42-DN		SA
Date:	Thursday, November 05, 2009		Sheet 19 of 63

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



update Symbol JV42 -SA

1012





0924

DDC_CLK & DATA level shift

Function Table


Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level
L = LOW Logic Level




1026 for Layout request

1012



1026 for Layout request

1026 for Layout request



1028 reference JV50-CP



1028 reference JV50-CP

R497 : DIS-->0R
UMA & PX-->5.1K

R496 : DIS-->100K
UMA & PX-->10K

SATA Connector

0923




UMA

######

BLUETOOTH MODULE

1.5A / High Active Voltage 2V





EC21 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



Pin 1 ->right side
20.D0197.104 Pin1 -> left side
change net sequence
can us JV50-CP Cable

UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUETOOTH			
Size	Document Number	Rev	SA
	JV42-DN		
Date:	Thursday, November 05, 2009	Sheet	24 of 63



Pin1 -> right side
 22.10218.T51 Pin1 -> left side (JV42-DN)
 change Net sequence



Pin1 -> left side


UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title USB			
Size	Document Number	Rev	SA
	JV42-DN		
Date: Monday, November 23, 2009	Sheet 25 of 63		



- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width, 12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.

LAN Connector


LAN Connector



0923



AUDIO OP AMPLIFIER



UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		
AUDIO AMP		
Size	Document Number	Rev
	JV42-DN	SA
Date:	Thursday, November 26, 2009	Sheet 29 of 63

Internal Speaker

0914



0910



LINE OUT


0911



0910

1016

Internal Mic



UMA



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO JACK			
Size	Document Number		Rev
	JV42-DN		SA
Date:	Thursday, November 05, 2009	Sheet 30 of	63

No Modem Function

UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
MDC			
Size	Document Number		Rev
	JV42-DN		SA
Date: Thursday, November 05, 2009		Sheet	31 of 63

Mini Card Connector(WLAN)



No Mini Card Function (Robson2 and 3G)

UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page

MINI CARD

Size	Document Number
------	-----------------

JV42-DN

Date: Wednesday, November 18, 2009

Sheet 33 of 63

Rev

5


No NEWCARD Function

UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number		Rev
	JV42-DN		SA
Date: Thursday, November 05, 2009		Sheet	34 of 63

NONE BOARD


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NONE BOARD			
Size	Document Number		Rev
A3	JV42-DN		SA
Date:	Thursday, November 05, 2009	Sheet	39 of 63




JV42-DN SA 0928

Pin 1	5V_S5	
Pin 2	(DY)FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	NC	
Pin 10	GND	


Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8223)




DCDC 1D05V_S0(RT9025)




DCDC 1V_VGA(RT9025)




DCDC 1D5V(RT8209E)




1D1V LDO RT8209E




0D75V LDO RT9026




CHARGER BQ24745



1D1V LDO RT9025




1D8V LDO RT8015A











UMA

Aux Power 3D3V_AUX_S5




Please closed U77 for Park issue







UMA



RT8209E for 1D5V



RT9026 for 0D75V_S3



RT9025 for 1D1V_S5


**Iomax=1.4A
OCP>2A**

**Iomax=1.4A
OCP>2A**

V_O(cal.)=1.0518V



**V_O=0.8 * ((R1+R2)/R2)
=0.8 * ((6.2K+16.2K)/16.2K)=1.106V**

RT9025 for 1D05V_S0



2D5V


Iomax=0.2A









UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LDO 1D05V/2D5V/1V		
Size	Document Number	Rev
A3	JV42-DN	SA
Date:	Thursday, November 05, 2009	Sheet 49 of 63







SA SB -1


Check test point


3D3V_S0	TP129	Do Not Stuff
3D3V_AUX_S5	TP125	Do Not Stuff
3D3V_S5	TP123	Do Not Stuff
5V_S5	TP122	Do Not Stuff
12.36 PM_PWRBTN#	TP124	Do Not Stuff
6.11 CPU_PWRGD	TP127	Do Not Stuff
35.36.46 SS_ENABLE	TP126	Do Not Stuff
6.11 CPU_LDT_RST#	TP128	Do Not Stuff


Test Point放在Dimm Door打開可量測處














Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used

Do Not Stuff

DIS_PX

1029 for A11

1026

1009 for A11


STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO0	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
RESERVED	GPIO8	RESERVED
BIF_VGA_DIS	GPIO9	VGA ENABLED
RESERVED	GPIO21	RESERVED
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
RSVD	V2SYNC	
RSVD	H2SYNC	
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI

AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC, GENERICC, GPIO2, GPIO21

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A
256MB	x001		M25P10A
64MB	x010		M25P20
32MB	x		M25P40
512MB	x	Chinglis (formerly PMC)	M25P80
1GB	x		Pm25LV512A
2GB	x		Pm25LV1010A
4GB	x		



DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U


57,59 DQMA#[0..7] <<>>

57,59 RDQSA#[0..7] <<>>

57,59 WDQSA#[0..7] <<>>



57,59 MAA#[0..12] <<>>

57,59 MDA#[0..63] <<>>






Madison

Do Not Stuff



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U


57,58 DQMA[0..7] <<>>

57,58 RDQSA[0..7] <<>>





57,58 WDQSA[0..7] <<>>

57,58 MAA[0..12] <<>>

57,58 MDA[0..63] <<>>




DDR3



UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM(3/4)		
Size	Document Number	Rev
A3	JV42-DN	SA
Date:	Thursday, November 05, 2009	Sheet 60 of 63

DDR3




DIS_PX

Do Not Stuff



SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U



DIS_PX

Do Not Stuff



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM(4/4)

Size

	Document Number
--	-----------------


JV42-DN

Date: Thursday, November 05, 2009

Sheet 61

61 of 63

SA



	A	B	C	D	E
4	NB RS780-->RS880M 71.RS780.M02-->71.RS880.M02		BOM 1st -> Diserete Madison Hynix(S02G) 2nd -> UMA (S01G) 1st +3rd -> Diserete Park Hynix(S03G) 1st +3rd -> Diserete Park Samsung(S04G) 1st -> Diserete Madison Samsung (S05G) PX=PARK+Hynix(1st +3rd)		
3	SB SB820M-1-GP 71.SB820.00U-->71.SB820.M03 SATA_CALRP A11: 80歐姆 1% resistor to GND A12: TBD歐姆 1% resistor to GND SATA_CALRN A11:A11: 931歐姆 1% resistor to VDDAN_11_SATA A12: TBD歐姆 1% resistor to VDDAN_11_SATA.				
2	VGA Madison--> PN:71.MDSON.M01 Park--> PN:71.0PARK.M04 VRAM Samsung-->VRAM FBRAM1~8 PN:VR.1GB0B.006 Hynix--> VRAM FBRAM1~8 PN:VR.1GB0G.004 CRT UMA-->L1-->2R 0603 C62-->47U/6.3V DIS-->L1-->Bead(L1 68.00217.711 L1608-UH38 SBK160808T-221Y-N-GP) C62-->DY HDMI R497 : DIS-->0R UMA & PX-->5.1K (R497 63.51234.1DL R402H16 5K1R2J-4-GP) R496 : DIS-->100K UMA & PX-->10K(R496 63.10334.1DL R402H16 10KR2J-3-GP)				
1	R432(MAD/PARK) Madison-->V15KR2F 64.15025.6DL Park-->R432 64.68115.6DL				

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

NOTE

Size A3

Document Number JV42-DN

Rev SA

Date: Friday, November 20, 2009

Sheet 63 of 63