

FOOSE UMA Schematics Document (AMD 15.4")

AMD Giffin CPU S1G2

AMD RS780 +SB700


2008-01-04

REV : SB

***DY : Nopop Component
5761 : Use BCM5761E
5756 : Use BCM5756M
B_TPM : Use LOM TPM
C_TPM : Use China TPM***

FOOSE AMD 15 UMA Block Diagram

Project code : 91.4X801.001
PCB P/N : 48.4X801.0SB
Revision : SB 15"07237-SB



CHARGER	
BQ24745RHDR-GP 41	
INPUTS	OUTPUTS
+DC_IN_SS	+PWR_SRC
+CHAGER_SRC	
CPU CORE	
ISL6265HRTZ-T-GP 47	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE0
	+VCC_CORE1
	+VDDNB
SYSTEM DC/DC	
SN0608098-GP 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW
	+3.3V_ALW
SYSTEM DC/DC	
TPS51116PWR 45	
INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS
	+0.9V_DDR_VTT
SYSTEM DC/DC	
L6935TR 44	
INPUTS	OUTPUTS
+1.8V_SUS	+1.5V_RUN
SYSTEM DC/DC	
TPS51117PWR-GP 43	
INPUTS	OUTPUTS
+PWR_SRC	+1.2V_ALW_SUS
SYSTEM DC/DC	
TPS51117PWR-GP 42	
INPUTS	OUTPUTS
+PWR_SRC	+1.1V_RUN
SYSTEM DC/DC	
EMC4002 38	
INPUTS	OUTPUTS
+3.3V_RUN	+2.5V_RUN

PCB LAYER	
L1:TOP	
L2:VCC	
L3:Signal	
L4:Signal	
L5:GND	
L6:Bottom	

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

System Block Diagram

Size

Document Number

Rev


A3

FOOSE-AMD 15.4"

SB

Date: Friday, January 04, 2008

Sheet 2 of 53



POWER STATES

	Signal	SLP S3#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
State							
RUN	S0 (Full ON)	H	H	ON	ON	ON	ON
SUS	S3 (Suspend to RAM)	L	H	ON	ON	OFF	OFF
ALW	S4 (Suspend to DISK)	L	H	ON	OFF	OFF	OFF
ALW	S5 (SOFT OFF)	L	L	ON	OFF	OFF	OFF

Power Management TABLE

	ALW_2 (AUX)	ALW	SUS	RUN
power plane	+DC_IN +PWR_SRC +5V_ALW_2 +3.3V_ALW_2 +RTC_CELL	+15V_ALW +5V_ALW +3.3V_ALW +3.3V_WLAN +3.3V_LAN +2.5V_LOM +1.2V_LOM	+5V_SUS +3.3V_SUS +3.3V_ALW_R +1.8V_SUS +1.2V_ALW_SUS +1.2V_SUS +0.9V_DDR_VTT +V_DDR_VREF_M	+5V_RUN +5V_HDD +5V_ODD +3.3V_RUN +2.5V_RUN +1.8V_RUN +1.8V_MEM_VDDQ +1.5V_RUN +1.2V_RUN +1.1V_RUN +0.9V_MEM_VTT +VCC_CORE0 +VCC_CORE1 +VDDNB +HNV_PWR_SRC
State				
RUN	S0	ON	ON	ON
SUS	S3	ON	ON	OFF
ALW	S5 S4/AC	ON	ON	OFF
ALW	S5 S4 on Battery	ON	OFF	OFF

PCI ROUTING TABLE (By SB700 side)

PCI DEVICE	IDSEL	REQ#/GNT#	VD100/SIRQ	INT#	
RICOH R5C833	AD17	REQ1# GNT1#	SERIRQ	INTE#	INTF#
				1994	SD

SB700

PCI EXPRESS	DESTINATION
Lane 0	MINI CARD-1 WWAN
Lane 1	MINI CARD-2 WLAN
Lane 2	LOM
Lane 3	RESERVED
Lane 4	RESERVED
Lane 5	RESERVED

USB PORT#	DESTINATION
0	Left Side Top
1	Left Side Bottom
2	Right Side Top
3	Right Side Bottom
4	MINI CARD 2 (WLAN)
5	MINI CARD 1 (WWAN/Bluetooth)
6	Reserve
7	Card Bus
8	Dock_1
9	Dock_2
10	Biometric
11	LOM
12	NC
13	NC


19,34,35,39	+RTC_CELL	⬅	⬆	+RTC_CELL
13,14,15,16,43	+1.1V_RUN	⬅	⬆	+1.1V_RUN
22,44,49	+1.2V_ALW_SUS	⬅	⬆	+1.2V_ALW_SUS
31,45,49	+1.5V_RUN	⬅	⬆	+1.5V_RUN
17,22,24,31,37,47,49	+15V_ALW	⬅	⬆	+15V_ALW
7,9,16,19,21,22,49,50	+1.2V_RUN	⬅	⬆	+1.2V_RUN
17,41,42,43,44,46,47,48,51	+PWR_SRC	⬅	⬆	+PWR_SRC
11,12	+VREF_DDR_MEM	⬅	⬆	+VREF_DDR_MEM
8,11,12,15,46,49	+0.9V_DDR_VTT	⬅	⬆	+0.9V_DDR_VTT
17	+LCDVDD	⬅	⬆	+LCDVDD
10,48	+VCC_CORE0	⬅	⬆	+VCC_CORE0
10,48	+VCC_CORE1	⬅	⬆	+VCC_CORE1
17	+HNV_PWR_SRC	⬅	⬆	+HNV_PWR_SRC
8,9,10,11,12,39,45,46,48,49,50	+1.8V_SUS	⬅	⬆	+1.8V_SUS
18,22,28,30,31,33,34,37,38,39,48,49,50	+5V_RUN	⬅	⬆	+5V_RUN
9,17,19,30,38,40,41,42,44,47,49,50,51	+5V_ALW	⬅	⬆	+5V_ALW
6,17,19,22,24,29,30,31,34,35,37,38,39,40,41,42,47,49,50,51	+3.3V_ALW	⬅	⬆	+3.3V_ALW
9,20,22,29,30,35,39,43,44,46,49,50	+3.3V_SUS	⬅	⬆	+3.3V_SUS
6,9,11,12,14,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,34,35,37,38,39,40,48,49,50,51	+3.3V_RUN	⬅	⬆	+3.3V_RUN

<Variant Name>



Table of Content		
Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date:	Friday, January 04, 2008	Sheet 5 of 53

SSID = CPU



State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
	CPU COF	1	2000 MHz
	TDP	3	TBD
S0.C0.P0	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P1	CPU COF	1	1500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P2	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P4	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P6	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz

SKT-CPU638P-GP-U
62.10055.111

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU HT LINK I/F (1/4)

Size A3

Document Number












Rev SB

Date: Friday, January 04, 2008


Sheet 7 of 53

SSID = CPU

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



HDT Connectors





<http://hobi-elektronika.net>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3 Document Number **FOOSE-AMD 15.4"** Rev **SB**


Date: Friday, January 04, 2008 Sheet 9 of 53

SSID = MEMORY




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor






Decoupling Capacitor

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_DDR_VTT





SSID = N.B

7 HT_CPU_NB_CAD_H0 >>> Y25
7 HT_CPU_NB_CAD_L0 >>> Y24
7 HT_CPU_NB_CAD_H1 >>> V22
7 HT_CPU_NB_CAD_L1 >>> V23
7 HT_CPU_NB_CAD_H2 >>> V25
7 HT_CPU_NB_CAD_L2 >>> V24
7 HT_CPU_NB_CAD_H3 >>> U24
7 HT_CPU_NB_CAD_L3 >>> U25
7 HT_CPU_NB_CAD_H4 >>> T25
7 HT_CPU_NB_CAD_L4 >>> T24
7 HT_CPU_NB_CAD_H5 >>> P22
7 HT_CPU_NB_CAD_L5 >>> P23
7 HT_CPU_NB_CAD_H6 >>> P25
7 HT_CPU_NB_CAD_L6 >>> P24
7 HT_CPU_NB_CAD_H7 >>> N24
7 HT_CPU_NB_CAD_L7 >>> N25

7 HT_CPU_NB_CAD_H8 >>> AC24
7 HT_CPU_NB_CAD_L8 >>> AC25
7 HT_CPU_NB_CAD_H9 >>> AB25
7 HT_CPU_NB_CAD_L9 >>> AB24
7 HT_CPU_NB_CAD_H10 >>> AA24
7 HT_CPU_NB_CAD_L10 >>> AA25
7 HT_CPU_NB_CAD_H11 >>> Y22
7 HT_CPU_NB_CAD_L11 >>> Y23
7 HT_CPU_NB_CAD_H12 >>> W21
7 HT_CPU_NB_CAD_L12 >>> W20
7 HT_CPU_NB_CAD_H13 >>> V21
7 HT_CPU_NB_CAD_L13 >>> V20
7 HT_CPU_NB_CAD_H14 >>> U20
7 HT_CPU_NB_CAD_L14 >>> U21
7 HT_CPU_NB_CAD_H15 >>> U19
7 HT_CPU_NB_CAD_L15 >>> U18

7 HT_CPU_NB_CLK_H0 >>> T22
7 HT_CPU_NB_CLK_L0 >>> T23
7 HT_CPU_NB_CLK_H1 >>> AB23
7 HT_CPU_NB_CLK_L1 >>> AA22

7 HT_CPU_NB_CTL_H0 >>> M22
7 HT_CPU_NB_CTL_L0 >>> M23
7 HT_CPU_NB_CTL_H1 >>> R21
7 HT_CPU_NB_CTL_L1 >>> R20

HT_RXCALP C23
HT_RXCALN A24
Place < 100mils from pin C23 and A24

U72A

PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_TXCAD0P D24
HT_TXCAD0N D25
HT_TXCAD1P E24
HT_TXCAD1N E25
HT_TXCAD2P F24
HT_TXCAD2N F25
HT_TXCAD3P F23
HT_TXCAD3N F22
HT_TXCAD4P H23
HT_TXCAD4N H22
HT_TXCAD5P J25
HT_TXCAD5N J24
HT_TXCAD6P K24
HT_TXCAD6N K25
HT_TXCAD7P K23
HT_TXCAD7N K22

HT_TXCAD8P F21
HT_TXCAD8N G21
HT_TXCAD9P G20
HT_TXCAD9N H21
HT_TXCAD10P J21
HT_TXCAD10N J20
HT_TXCAD11P J18
HT_TXCAD11N K17
HT_TXCAD12P L19
HT_TXCAD12N M19
HT_TXCAD13P L18
HT_TXCAD13N M21
HT_TXCAD14P P21
HT_TXCAD14N P18
HT_TXCAD15P M18
HT_TXCAD15N

HT_TXCLK0P H24
HT_TXCLK0N H25
HT_TXCLK1P L21
HT_TXCLK1N L20

HT_TXCTL0P M24
HT_TXCTL0N M25
HT_TXCTL1P P19
HT_TXCTL1N R18

HT_TXCALP B24
HT_TXCALN B25
Place < 100mils from pin B25 and B24

GP

Placement: close RS780

A5 DPB_LANE_P0 C739
B5 DPB_LANE_N0 C742
A4 DPB_LANE_P1 C741
B4 DPB_LANE_N1 C745
C3 DPB_LANE_P2 C751
B2 DPB_LANE_N2 C748
D1 DPB_LANE_P3 C749
D2 DPB_LANE_N3 C746
E1 DPC_LANE_P0 C752
F1 DPC_LANE_N0 C755
E4 DPC_LANE_P1 C753
F3 DPC_LANE_N1 C757
F1 DPC_LANE_P2 C758
E2 DPC_LANE_N2 C765
H4 DPC_LANE_P3 C768
H3 DPC_LANE_N3 C768
H1
H2
J2
J1
K4
K3
K1
K2
M4
M3
M1
M2
N2
N1
P1
P2

SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

DPB_LANE_P0 C 37
DPB_LANE_N0 C 37
DPB_LANE_P1 C 37
DPB_LANE_N1 C 37
DPB_LANE_P2 C 37
DPB_LANE_N2 C 37
DPB_LANE_P3 C 37
DPB_LANE_N3 C 37
DPC_LANE_P0 C 37
DPC_LANE_N0 C 37
DPC_LANE_P1 C 37
DPC_LANE_N1 C 37
DPC_LANE_P2 C 37
DPC_LANE_N2 C 37
DPC_LANE_P3 C 37
DPC_LANE_N3 C 37

To E DOCK

U72B

PART 2 OF 6

PCIE I/F GFX

D4 GFX_RX0P
C4 GFX_RX0N
A3 GFX_RX1P
B3 GFX_RX1N
C2 GFX_RX2P
C1 GFX_RX2N
E5 GFX_RX3P
E5 GFX_RX3N
G6 GFX_RX4P
G6 GFX_RX4N
H5 GFX_RX5P
H6 GFX_RX5N
J6 GFX_RX6P
J5 GFX_RX6N
J7 GFX_RX7P
J6 GFX_RX7N
L5 GFX_RX8P
L6 GFX_RX8N
M8 GFX_RX9P
M8 GFX_RX9N
P7 GFX_RX10P
M7 GFX_RX10N
P5 GFX_RX11P
M5 GFX_RX11N
R8 GFX_RX12P
P8 GFX_RX12N
R6 GFX_RX13P
R5 GFX_RX13N
P4 GFX_RX14P
P3 GFX_RX14N
T4 GFX_RX15P
T3 GFX_RX15N

GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N

RS780M Display Port Support(muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1

WWAN
WLAN
LOM

31 PCIE_NBRX_WANTX_P0 >>> AE3
31 PCIE_NBRX_WANTX_N0 >>> AE2
31 PCIE_NBRX_WANTX_P1 >>> AD3
31 PCIE_NBRX_WANTX_N1 >>> AD1
24 PCIE_NBRX_LOMTX_P2 >>> AD2
24 PCIE_NBRX_LOMTX_N2 >>> AD2

GPP_RX0P >>> V5
GPP_RX0N >>> V6
GPP_RX1P >>> U5
GPP_RX1N >>> U6
GPP_RX2P >>> U8
GPP_RX2N >>> U7
GPP_RX3P >>> V5
GPP_RX3N >>> V6
GPP_RX4P >>> U5
GPP_RX4N >>> U6
GPP_RX5P >>> U8
GPP_RX5N >>> U7

19 ALINK_NBRX_SBTX_P0 >>> AA8
19 ALINK_NBRX_SBTX_N0 >>> AA7
19 ALINK_NBRX_SBTX_P1 >>> Y7
19 ALINK_NBRX_SBTX_N1 >>> Y6
19 ALINK_NBRX_SBTX_P2 >>> AA5
19 ALINK_NBRX_SBTX_N2 >>> AA6
19 ALINK_NBRX_SBTX_P3 >>> V5
19 ALINK_NBRX_SBTX_N3 >>> Y5
SB_RX0P >>> AA8
SB_RX0N >>> AA7
SB_RX1P >>> Y7
SB_RX1N >>> Y6
SB_RX2P >>> AA5
SB_RX2N >>> AA6
SB_RX3P >>> V5
SB_RX3N >>> Y5

A-LINK

PCIE I/F GPP

PCIE I/F SB

AC1 PCIE_NBTX_WANRX_P0 C785
AC2 PCIE_NBTX_WANRX_N0 C782
AB4 PCIE_NBTX_WLANRX_P1 C780
AB3 PCIE_NBTX_WLANRX_N1 C783
AA2 PCIE_NBTX_LOMRX_P2 C775
AA1 PCIE_NBTX_LOMRX_N2 C777
Y1
Y2
Y4
Y3
Y1
Y2

AD7 ALINK_NBTX_SBRX_P0 C817
AE7 ALINK_NBTX_SBRX_N0 C818
AD6 ALINK_NBTX_SBRX_P1 C814
AD6 ALINK_NBTX_SBRX_N1 C815
AB6 ALINK_NBTX_SBRX_P2 C813
AC6 ALINK_NBTX_SBRX_N2 C816
AD5 ALINK_NBTX_SBRX_P3 C811
AE5 ALINK_NBTX_SBRX_N3 C812
SB_TX0P >>> C817
SB_TX0N >>> C818
SB_TX1P >>> C814
SB_TX1N >>> C815
SB_TX2P >>> C813
SB_TX2N >>> C816
SB_TX3P >>> C811
SB_TX3N >>> C812

PCE_CALRP R215
PCE_CALRN R195
Place < 100mils from pin AC8 and AB8

WWAN
WLAN
LOM

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		ATI-RS780M_HT LINK&PCIE_(1/4)	
Size	Document Number	Rev	SB
A3	FOOSE-AMD 15.4"		
Date:	Friday, January 04, 2008	Sheet	13 of 53




http://hohi-elektronik.com

SSID = N.B






Close to NB ball




SSID = N.B



MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions



Design current: 1400mA
Max current: 2000mA



Local Frame Buffer Strapping List
Copy from Becks.

	LFB_ID2	LFB_ID1	LFB_ID0	Vendor Part Number	Wistron Part Number
Hynix	0	0	0	HY5PS121621CFP-25	72.51216.F0U
Qimonda	0	0	1	HYB18T512161B2F-25	72.18512.M0U
Samsung	0	1	0	K4N51163QE-ZC25	72.45116.A0U

Main Source
2nd Source



<http://hobi-elektronika.net>

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
14_ATi-RS780M_SidePort_(3/4)			
Size	Document Number		Rev
A3	FOOSE-AMD 15.4"		SB
Date:	Friday, January 04, 2008	Sheet 15 of	53

SSID = N.B



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ATi-RS780M_PWR&GD_(4/4)

Size

Document Number

FOOSE-AMD 15.4"

Date _____


Friday, January 04, 2008

Sheet 16 of 53

<http://hobi-elektronika.net>


SSID = VIDEO

X01
The solution of leakage.




CRT_MUX_SWITCH		
SEL	CRT	TV
0	MB	Dock
1	Dock	MB


X01
Remove S-vedio function from DOCK.




X01
G.G list 10/06.




CRT I/F & CONNECTOR



S-Video I/F & CONNECTOR



S-Video Connector




<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT Connector	
Size	A3	Document Number	FOOSE-AMD 15.4"
Date:	Friday, January 04, 2008	Sheet	18 of 53
Rev	SB		

<http://hobi-elektronika.net>

SSID = S.B



Place R near pin14. Route it with 10mils
Trace width and 25mils spacing to any
signals in X, Y, Z directions.

----->Biometric

Deck 1

1204

----->Reversed

Abstract

- USB2/Left Side Button

→ USB1/Left Side TOP

Strap Pin / define to use LPC or SPI ROM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____

ATi-SB700_USB&GPIO_(2/5)


Size	Document Number	Rev
A3	EQOSE-AMD 15 4"	SB

Date: Friday, January 04, 2008 Sheet 20 of 53


<http://hobi-elektronika.net>

SSID = S.B

PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700



X01
G.G. list 11/07.



SB700
Part 2 of 5

SERIAL ATA

SATA PWR

HW MONITOR

SB700-1-GP-U

ATA 66/100/133

SPIROM

HW MONITOR

IDE_IORDY#
IDE_IRQ#
IDE_A0
IDE_A1
IDE_A2
IDE_DACK#
IDE_DRQ#
IDE_IOR#
IDE_IOW#
IDE_CS1#
IDE_CS3#
IDE_D0/GPIO15
IDE_D1/GPIO16
IDE_D2/GPIO17
IDE_D3/GPIO18
IDE_D4/GPIO19
IDE_D5/GPIO20
IDE_D6/GPIO21
IDE_D7/GPIO22
IDE_D8/GPIO23
IDE_D9/GPIO24
IDE_D10/GPIO25
IDE_D11/GPIO26
IDE_D12/GPIO27
IDE_D13/GPIO28
IDE_D14/GPIO29
IDE_D15/GPIO30

SPI_DI/GPIO12
SPI_DO/GPIO11
SPI_CLK/GPIO47
SPI_HOLD#/GPIO31
SPI_CS#/GPIO32

LAN_RST#/GPIO13
ROM_RST#/GPIO14

FANOUT0/GPIO3
FANOUT1/GPIO48
FANOUT2/GPIO49

FANIN0/GPIO50
FANIN1/GPIO51
FANIN2/GPIO52

TEMP_COMM
TEMPIN0/GPIO61
TEMPIN1/GPIO62
TEMPIN2/GPIO63
TEMPIN3/TALERT#/GPIO64

VIN0/GPIO53
VIN1/GPIO54
VIN2/GPIO55
VIN3/GPIO56
VIN4/GPIO57
VIN5/GPIO58
VIN6/GPIO59
VIN7/GPIO60

AVDD
AVSS

SB_SPI_CS0#
SB_SPI_DIN
SB_SPI_WP#0

SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

X01

AA24
AA25
Y22
AB23
Y23
AB24
AD25
AC25
AC24
Y25
Y24
AD24
AD23
AE22
AC22
AD21
AE20
AB20
AD19
AE19
AC20
AD20
AE21
AB22
AD22
AE23
AC23

G6
D2
D1
E4
E3

U15
J1

M8
M5
M7

P5
P8
R8

C6
B6
A6
A5

B5
A4
B4
D4
D5
D6
A7
B7

F6
G7

SB_SPI_CS0#
SB_SPI_DIN
SB_SPI_WP#0

SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#


SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#


SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#

SB_HOLD#0
SB_SPI_CLK#
SB_SPI_DO#




TPM ID	China	BCM
TPM ID	0	1

TPM ID



X01
G.G. list 10/24.

LFB_ID0 to LFB_ID2 got internal PU to S5.



Local Frame Buffer Strapping List
Copy from Becks.

	LFB_ID2	LFB_ID1	LFB_ID0	Vendor Part Number
Hynix	0	0	0	HY5PS121621CFP-25
Qimonda	0	0	1	HYB18T512161B2F-25
Samsung	0	1	0	K4N51163QE-ZC25

Main
2nd

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title	ATI-SB700_SATA-IDE (3/5)		
Size	Document Number		Rev
A3	FOOSE-AMD 15.4"		SB
Date:	Friday, January 04, 2008	Sheet 21 of	53

<http://hobi-elektronika.net>

SSID = S.B

REQUIRED STRAPS




REQUIRED SYSTEM STRAPS

	CLK_PCI_5035	CLK_PCI_5028	CLK_PCI_LOM CLK_PCI_PCCARD	LPCCLK0	LPCCLK1	RTCCLK	AZ_RST#	SB_GPO17, SBGPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

DEBUG STRAPS






	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

SSID = LOM

LAN Connector

10/100/1000M Lan Transformer




The blowout from the LAN magnetics to the RJ45 connector maintaining the distance between the two to be within 1 inch.

Hipot layout guide line update space > 50mil
Rj11 layout guide line update > 100mil

Yellow LED:TX/RX
Amber LED:Speed 100
Green LED:Speed 10

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

China TPM




<http://hobi-elektronika.net>

<Variant Name>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LAN Connector&TPM		
Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date:	Friday, January 04, 2008	Sheet 25 of 53

SSID = 1394





SSID = 1394



Close to U15

SSID = SDIO

Card Reader Power





<http://hobi-elektronika.net>

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
FLASH CARD CONN .		
Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date:	Friday, January 04, 2008	Sheet 27 of 53

SSID = CARDBUS




SSID = SATA

SATA HDD Connector





SSID = MDC

15" MDC Board Connector



SSID = SATA

SATA ODD Connector



















AND Gate
















<http://hobi-elektronika.net>

SSID = Wireless

Mini Card Connector 2(WLAN/UWB)







Mini Card Connector 1(WWAN/WPAN)




Close
MINICARD1(WLAN)

Layout Note:
Place resistors close to choke
as possible to minimize stubs.




























SSID = KBC



SSID = SIO

Wireless Switch



MB VERSION ID

BID2	BID1	BID0	REV
0	0	0	X00
0	0	1	X01
0	1	0	X02
0	1	1	A00


CHIPSET_ID1	CHIPSET_ID0	NOTE
0	0	Intel CPU and Intel chipset
1	1	AMD CPU and AMD chipset

<Variant Name>


**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	EMC-5028	
Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date	Friday, January 04, 2008	Sheet 35 of 53

SSID = Docking




For ESD



Close to DOCK1


For ESD



Close to DOCK1

<http://hobi-elektronika.net>

SSID = User.interface








LED BD Connetor

LED Location from left to right

HDD BATTERY WLAN BLUE TOOTH WWAN

LED Board



<http://hobi-elektronika.net>

SSID = THERMAL

REM_DIODE3_N, REM_DIODE3_P routing together.
Trace width / Spacing = 10 / 10 mil
Place near the bottom SODIMM

Place close to the Guardian pins as possible

Diode circuit at DP4/DN4 is used for skin temp sensor (placed optimally between CPU, MCH and GPU).

1. Place under CPU
2. Place CAP close to Q24

34 BC_DAT_EMC4002
34 BC_CLK_EMC4002

Close to the Guardian pins

Place close to the Guardian pins as possible

Place close to the Guardian pins as possible

Q74 place near DIMM

+RTC_CELL

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

3VSUS_THRM

Pull-up Resistor on ADDR_MODE/XEN	Remote mode	SMBUS Address
<= 4.7K	DIODE	5F(r/w)
10K	DIODE	5E(r/w)
18K	Thermistor	5F(r/w)
>= 33K	Thermistor	5E(r/w)

At maximum load current of 600mA, the voltage drop across the should be keep in the range of 0.5V to 1V

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title Thermal/Fan Controller EMC4002

Size A3 Document Number FOOSE-AMD 15.4" Rev SB

Date: Friday, January 04, 2008 Sheet 38 of 53



<http://hobi-elektronika.net>

SSID = PWR.Support

MAXIM & INTERSIL BOM	DIFFERENCES		
REF DES	MAXIM	INTERASIL	TI
R505	8.45K 1%	DUMMY	DUMMY
C56	0.01uF	0.1uF	0.1uF
C562	0.1uF 10V	DUMMY	200P 10V
C576	1uF 10V	DUMMY	1uF 10V
R525	365K 1%	215K 1%	309K 1%
R490	0 5%	10 5%	0 5%
R510	0 5%	10 5%	0 5%
C549	DUMMY	0.22uF	0.1uF
C564	DUMMY	0.22uF	0.1uF
C579	0.01uF	DUMMY	DUMMY
C567	0.1uF 10V	DUMMY	DUMMY
C548	220pF 50V	DUMMY	DUMMY
D32	RB751V-40	DUMMY	RB751V-40
C30	3.3nF	DUMMY	DUMMY
R500	1 1%	0 5%	0 5%
R17	100 5%	0 5%	0 5%
R71	0 5%	8.45K 1%	8.45K 1%
R527	10K 5%	2.2K 5%	4.7K 5%
C588	0.01uF	0.01uF	DUMMY
C585	0.01uF	0.01uF	DUMMY
R22	1K 5%	DUMMY	DUMMY
Q8	ISS355	DUMMY	DUMMY
C557	1uF 10V	1uF 10V	DUMMY
R507	33 1%	33 1%	DUMMY
R515	DUMMY	DUMMY	0 5%
R523	DUMMY	DUMMY	200K 5%
R530	DUMMY	DUMMY	7.5K 5%
C575	DUMMY	DUMMY	51P 10V
C580	DUMMY	DUMMY	2000P 10V
C586	DUMMY	DUMMY	130P 10V
C568	DUMMY	DUMMY	0.1uF
C540	DUMMY	DUMMY	0.1uF
R508	10K 1%	10K 1%	DUMMY
R475	DUMMY	DUMMY	10k 5%
R503	15.8K 1%	15.8K 1%	DUMMY
R514	DUMMY	DUMMY	DUMMY
R517	0 5%	10 5%	0 5%
C541	DUMMY	DUMMY	DUMMY
C561	DUMMY	DUMMY	DUMMY
R491	0 5%	10 5%	0 5%

PIN	NAME	DIFFERENCES
PIN	MAXIM	INTERASIL
1	GND	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IINP	ICM
11	VDD	VDDSMB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CSON
18	CSIP	CSOP
20	DLO	LGATE
21	LDO	VDDP
23	LX	PHASE
24	DHI	UGATE
25	BST	BOOT
26	VCC	VCC
	"NC"	means no-connect

BQ24745
ICREF
VREF
EAO
EAI
FBO
CE
VICM
VDDSMB
NC
VFB
NC
CSON
CSOP
LGATE
VDDP
PHASE
UGATE
BOOT
ICOUT



MAX 8731A/ISL88731

Adapter (W)	Trip Current (A)	R67	R485	R484	R489
65	3.17	57.6K	13.0K	105	24.9K
90	4.43	51.1K	17.8K	348	33.2K

*R489 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.



BQ247451

Adapter (W)	Trip Current (A)	R67	R485	R484	R489
65	3.17	57.6K	12.4K	205	24.3K
90	4.43	51.1K	16.9K	499	32.4K

*R489 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.

SSID = User.Interface

I/O Board Connector



<http://hobi-elektronika.net>

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN CONN**

Size: A3 Document Number: **FOOSE-AMD 15.4"** Rev: **SB**


Date: Friday, January 04, 2008 Sheet: 39 of 53

SSID = PWR.Support



SSID = RBATT

Batt Connector




<http://hobi-elektronika.net>

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		BATT CONN	
Size	A3	Document Number	Rev
Date		FOOSE-AMD 15.4"	
Friday, January 04, 2008		Sheet	40 of 53

SSID = Charger




```
SSID = PWR.Plane.Regulator_1p1v
```



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH MPLC0730L1R5 NEC TOKIN 8.8Arms 68.1R510.20C
O/P cap: 330U 2.5V 2R57PE330MF 15mOhm 3.1Arms Sanyo/ 77.23371.L01
H/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
L/S: FDS6690AS SO-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37
Ton = 249K0hm --> 300KHz



SSID = PWR.Plane.Regulator_1p2v




$$V_{out} = 0.75V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7UH MPLC0730L4R7 NEC TOKIN 5.6Arms 68.4R710.20G
O/P cap: 220U 2.5V ZR5TEP220MAZB 35mOhm 1.4Arms Sanyo/ 77.22271.18L
H/S: SI7326 / 30mOhm/ 4.5Vgs/ 84.07326.037
L/S: Si7326 / 30mOhm/ 4.5Vgs/ 84.07326.037
Ton = 249KOhm --> 250KHz

SSID = PWR.Plane.Regulator_1p2v1p5v



<http://hobi-elektronika.net>



SKIPSEL	GND	FLOAT/VREF2	V5IN
Operating Mode	Auto Skip	OATM	PWM

TONSEL	GND	VREF2 or Float	V5FILT
CH1 Freq	400kHz	400kHz	200kHz
CH2 Freq	500kHz	300kHz	300kHz


TABLE1		
MAXIM , INTERSIL & TI BOM differences		
	MAXIM	INTERSIL
R	10ohm	NO STUFF
C	1uF	0.1uF

	Min	Typ	Max
VOUT2 Output	3.3V Preset Output: REF1N2 = 5V, VIN = 5.5V to 28V, SKIPSEL = 5V	3.285 (-1.4%)	3.33
	1.05V Preset Output: REF1N2 = 3.3V, VIN = 5.5V to 28V, SKIPSEL=5V	1.038 (-1.2%)	1.05
	Tracking Output: REF1N2 = 1.0V, VIN = 5.5V to 28V, SKIPSEL = 5V	0.99 (-1%)	1.00

<http://hobi-elektronika.net>

SSID = CPU.Regulator

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 4.7uH NEC_TOKIN MPLC0730L4R7 / 68.4R710.20G
 O/P cap: 330U 2.5V 2R5TPE330M9L/ 77.23371.13L
 H/S: SI7326DN/30mOhm/ 4.5Vgs/ 84.07326.037
 L/S: SI7326DN/30mOhm/ 4.5Vgs/ 84.07326.037




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36uH ETQP4LR36WFC / 68.R3610.20A
 O/P cap: 330U 2.5V 2R5TPE330M9L/ 77.23371.13L
 H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037
 L/S: SI7686ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037

<http://hobi-elektronika.net>

<Variant Name>


		Wistron Corporation 21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
File			
+VCC_CORE (ISL6265HR)			
Size	Document Number		Rev
A2	FOOSE-AMD 15.4"		SB
Date:	Friday, January 04, 2008	Sheet	47 of 53

SSID = Reset.Suspend



<http://hobi-elektronika.net>

SSID = Reset.Suspend





<http://hobi-elektronika.net>

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
POWER ON LOGIC		
Size	Document Number	Rev
A3	FOOSE-AMD 15.4"	SB
Date:	Friday, January 04, 2008	Sheet 49 of 53

SSID=Mechanical



SSID=EMI



<http://hobi-elektronika.net>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			MISC
Size	Document Number	Rev	
A3	FOOSE-AMD 15.4"	SB	
Date:	Friday, January 04, 2008	Sheet	50 of 53

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER	
11/08	X01	1	06	Add R831 for CLK gen. X'tal. Add C801 and C849 for CLK gen. +3.3V power.	Follow vendor suggestion.	EE	
		2	06	Change L10, L20, L28 to Murata material.	Change material to meet PSL.	EE	
		3	14	Remove R240 and short R674 pin 1 (page 9) and R241 pin1.	R240 is extra 0 ohm resistor. R241 is enough.	EE	
		4	19	Delete RP1 by AMD suggestion.	Pin INT# already have internal PU.	EE	
		5	20	Connect USB_OC#2_3 to SB700 pin F8 and E4. Connect USB_OC#0_1 to SB700 pin A9.	Follow GPIO table.	EE	
		6	21	Add test pad TP117~TP143 commanded from GG list.	Follow AMD check list.	EE	
		7	40	Change RN1 pull-high power to +3.3V_ALW_2.	Change to +3.3V_ALW_2 to prevent NB_AC_OFF floating under battery mode.	EE	
		8	40	Change C539 from 0.47U 16V to 0.47U 25V cap.	The cap connect to 19.5V power, the spec of original cap is only 16V	EE	
		9	21, 29	Add HDD_DET# connect from HDD to SB700 pin C4, change PU power to +3.3V_ALW_R.	Follow GG list.	EE	
		10	34	Change MEC5035 pin 19 to RC_ID, pin 30 to SUSPWOK.	Follow GG list and GPIO table.	EE	
		11	34	JDBG1 pin 2 connect to R789 and then connect to HOST_DEBUG_RX.	Follow GG list.	EE	
		12	29, 35	MDC_RST_DIS# change from SB700 to 5028 pin 102 and change pull-high power to +3.3V_ALW	Follow GG list.	EE	
		13	35, 49	No populate R263 and populate R178.	For 2.5V_RUN_PWRGD issue.	EE	
		14	31	Connect WIMAX_LED to LED_WWAN_OUT# through a 0 ohm resistor R832.	Follow GG list. Implement WiMAX LED.	EE	
		15	36	Add a net "+NBDOCK_DC_IN_SS" to dock connector pin 41 for battery protection.	Follow GG list.	EE	
		16	18, 32	Delete SPDIF_SHDN circuit at page 18. Short SPDIF_OUT and R643 pin 1.	SPDIF_SHDN is no longer used in Dell's M09 audio architecture. This signal can be deleted. The SPDIF output will be turned off whenever a DRM event occurs.	EE	
		17	31, 35	Add a net "WPAN_RADIO_DIS#" from ECE5028 pin 25 to D53 pin 2. Add D53 to be a OR gate to or WWAN_RADIO_DIS# and WPAN_DARIO_DIS# GPIO signals from ECE5028. Also pull-high D53 pin 3 to +3.3V_RUN but no pop.	In Foose there are WWAN and WPAN module will co-use a WWAN mini card slot. This change is for disable WWAN and WPAN module properly.	EE	
		18	20, 21	Remove the second SPI ROM SPI2.	Follow GG list.	EE	
		19	06	Change RN20 from 33 ohm to 0 ohm.	Vendor change chipset version to D.	EE	
		20	09	Change RN48 pull-high power from +1.8V_SUS to +1.8V_RUN.	Follow AMD suggestion.	EE	
		21	20	Add test pad from TP69, TP144~TP148 for integrated uC.	Follow AMD check list.	EE	
		22	22	Change L29 from max current 300mA to 2A.	Follow AMD suggestion.	EE	
		23	19	No populate R765 suggested by AMD.	No populate R765 suggested by AMD.	EE	
		24	30	Swap U26 pin 2 and pin 6.	1A connect to 1B, and 2A connect to 2B from spec.	EE	
		25	48	Populate C434 with 0.1U 16V cap.	Solution for +1.2V_RUN issue.	EE	
		26	40	Remove C2 and C3.	Pop these cap will cause the problem to read SMBus.	EE	
		27	14	Change R607 pull-high power from +3.3V_RUN to +1.8V_RUN.	Follow AMD suggestion.	EE	
		28	14	Add U96 for PWRGD signal from SB to NB and EC. Because EC need +3.3V power, SB and NB only need +1.8V power.	Follow AMD suggestion.	EE	
		29	34	Change X6 to vendor EPSON, C791 and C802 from 22pF to 33pF.	Follow vendor suggestion.	EE	
		30	27	Change X5 from CL=20pF to CL=12pF.	Follow vendor suggestion.	EE	
		31	32	Change R88 from 0 ohm to 100 ohm.	Follow vendor suggestion.	EE	
		32	34	Add R841 for PWRGD circuit.	Follow AMD suggestion.	EE	
		33	37	Change R104 R105 R106 R459 R460 R461 R566 R576 R833 from 10K ohm to 20K ohm.	LEDs have leakage issue.	EE	
		34	32	Add 100K ohm resistor R834 for internal MIC feedback circuit.	Follow vendor suggestion.	EE	
		11/23	35	25	Change LED signal of LOM connector.	Design error.	EE
			36	30	Change U30 to TPS2062A command by DELL.	Follow DELL command.	EE
			37	14	Add R203 but no pop for SUS_STAT# suggested by AMD.	Follow AMD suggestion.	EE
		11/29	38	35	Populate R419 and no populate R418 for changing board ID to X01.	Change board ID to X01.	EE
			39	21	Change R700 from 15 ohm to 33 ohm resistor.	For improving SIV signal.	EE
			40	38	Change R362 from 22 ohm to 0 ohm. Add AND gate for POWER_SW_IN3#_IN#.	Follow GG list.	EE

DATE	VERSON	ITEM	PAGE	Modify List	Issue Description	OWNER
11/29	X01	41	24	No pop R157 by Broadcom suggestion.	Make sure the PWR_DOWN pin is only pulled to GND and never asserted (Sighting S2_5761_31695).	EE
		42	34	Change ACAV_IN circuit net name.	Follow GG list.	EE
		43	38	MAX8731A_IINP change from EMC4002 pin 48 to pin 45. Change R160 to 4.7K ohm.	Follow GG list.	EE
		44	36	Pop R1,R16 and no pop R7,R9.	Follow GG list.	EE
		45	19	Change R322 from 33 ohm to 0 ohm.	Improve signal measured by SIV team.	EE
		46	41	No pop R489 to let ADAPT_TRIP_SEL NC.	Follow GG list.	EE
		47	23	Change ROM strip PU and PD resistor from 2.2K to 10K.	AMD chipset SB700 change version from A11 to A12.	EE
		48	22	Change power for SB700 VDD from +1.2V_ALW_SUS to +1.2V_RUN.	AMD chipset SB700 change version from A11 to A12.	EE
49		48	Short +1.2V_SUS and +1.2V_ALW_SUS by L68, no pop enable related circuit.	Solution of +1.2V_SUS leakage.	EE	
12/05		50	45	Add R840 and R841 for +0.9V_DDR_VTT, and no pop R840.	Correct DDR power sequence to SUS plan.	EE
12/10		51	20	Pop R367 and R785 to PU EC5035 pin11 and pin66 by vendor suggestion.	Follow vendor suggestion.	EE
		52	16	No pop L23 and populate L24 for RS780 version changed from A11 to A12.	AMD chipset RS780 change version from A11 to A12.	EE
		53	36	No pop Q1 Q21 R6 R85 for RS780 version changed from A11 to A12.	AMD chipset RS780 change version from A11 to A12.	EE
		54	39	Change I/O board pin define for solution of audio noise.	The solution for MIC noise when recording.	EE
		55	18	Remove S-vedio signal from U28, and short to connector side directly. Add D57 and remove R185 for power leakage.	DELL will remove S-vedio function from DOCK at next version.	EE
12/13		56	36	Modify DPC_DOCK_HPD and DPB_HPD circuit from DELL command.	Follow DELL command.	EE
		57	19	Change R336, R319, R321, R331, R324, R830 from 22 ohm to 49.9 ohm. C950 change from 22pF to 12pF and populate it.	Solution of PCICLK EA.	EE
		58	34	Remove U37 and C904 from DELL command.	Follow GG list.	EE
		59	35	No connect SI05028 pin 70.	Follow GG list.	EE
12/20		60	33	Add R626 and R629 for AUD_HP1_OUT_R1 and AUD_HP1_OUT_L1.	Follow GG list.	EE
		61	32,33	Separate analog ground form digital ground for audio.	Solution of audio noise.	EE
		62	37	Use BAT2_LED# to control blue LED, and use BAT1_LED# to control amber LED.	Correct KBC GPIO for controlling battery LED.	EE
		63	09	Add R686, R694, R699 to protect noise for CPU and HDT.	Follow AMD suggestion.	EE
		64	18	Change L42, L44, L45 from 47 ohm bead to 22 ohm bead. No pop C538, R553, C565. Populate C534, C546, C560 with 5.6pF cap.	Solution of CRT EA.	EE
		65	14,18	Change RN41 from 33 ohm to 0 ohm. Change R151 from 715 ohm to 768 ohm.	Solution of CRT EA.	EE
		66	25	Add R268, R270, R281, R306.	Prevent noise if another TPM is not populated.	EE
12/21		67	36	Swap E-SATA Tx and Rx signals.	E-SATA Tx and Rx signals are wrong.	EE
12/26		68	37	Add Q93, R856, C958, R857.	Synchronize the LED for I/O board and LCD inverter.	EE
		69	36	Add Q8 and Q9 related circuit for DVI signal.	Follow DELL command.	EE
		70	35	No populate PH resistor R356 and add a new 100K PH resistor R468 to +3.3V_ALW for DOCK_DET#.	Change DOCK_DET# PH from +RTC_CELL to +3.3V_ALW to prevent RTC leakage when docked.	EE
12/27		71	35,36	Add C13 and R858 and R844 for DOCK_RST# circuit.	Follow GG list.	EE
		72	35	Change USB_SIDE_EN# and ESATA_USB_PWR_EN# PH from +3.3V_ALW to +3.3V_ALW2.	Follow GG list.	EE
		73	26,27	Add R471 and C525 but no-pop, add C807 and C810.	Follow GG list.	EE
		74	25	Change C_TPM circuit.	C_TPM part is changed, so change the circuit.	EE
12/31		75	44	Remove +1.35V_RUN_LDO circuit.	AMD chipset change to A12 and no need to use +1.35V.	EE
		76	14	Change R607 from 4.7K ohm to 300 ohm.	Follow AMD suggestion.	EE
01/02		77	21	Remove R729, R733, R739, R749.	Remove 0ohm and route the trace in the same layer.	EE
		78	36	Add EL69-EL74 for Dock display port EMI.	For Dock display port EMI.	EE

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
11/08	X01	1	40	Add a circuit for battery protection.	The command from DELL.	Power Team
		2	41	Change L41 and R465.	Follow power team suggestion.	Power Team
		3	47	Change R20 from 18K ohm to 49.9K ohm.	Follow power team suggestion.	Power Team
		4	39	Add R528 and C951 by power team suggestion.	Add R528 and C951 by power team suggestion.	Power Team
5		41	Connect U53 drain and R525 pin 1 by power team suggestion. Add Q93 and R838 by power team.	Connect U53 drain and R525 pin 1 by power team suggestion.	Power Team	
6		40	Add Q96, and let its drain connect to R845 at page 42.	The command from DELL.	Power Team	
12/05		7	40	Add Q95, and connect gate to DOCK_DET# to prevent +DOCK_PWR_BAR leakage.	Solution of +DOCK_PWR_BAR leakage.	Power Team
		8	41	Change R508 pin2 and Q8 gate from ACAV_IN_NB to ACAV_IN by power team at page42.	A common signal name for all modules.	Power Team
		9	41	Change power +CHAGER_SRC to CHAGER_SRC by power team.	A common signal name for all modules.	Power Team
		10	41	Add Q97 related circuit for net DOCK_DCIN_IS.	The command from DELL.	Power Team
		11	41	Add U7B related circuit for net ACAV_IN_NB.	The command from DELL.	Power Team
		12	41	Add R846 and R847, and connect ISL88731_ICM to R160 pin1.	Follow power team suggestion.	Power Team
12/11		13	41	No pop ADAPT_OC related circuit.	The command from DELL.	Power Team
		14	42	Populate PR650 and PC699.	Follow power team suggestion.	Power Team
		15	43	Change PR718 from 6.2K ohm to 4.02K ohm. Add PC958 but no-pop. Change PR706 PU power from +3.3V_ALW to +3.3V_SUS.	Follow power team suggestion.	Power Team
		16	44	Add PR719 and PR999.	Follow power team suggestion.	Power Team
		17	46	Populate PR807 and PC932. Change PR780 from 240K ohm to 143K ohm. Change PU80 to FDS8884.	Follow power team suggestion.	Power Team
		18	47	Add PC957 and change PU4 same as PQ15.	Follow power team suggestion.	Power Team
12/13		19	47	Remove PTC12 by power team suggestion.	Follow power team suggestion.	Power Team
		20		Change all open-gap to close-gap except the close-gap for VCORE1 and VCORE2.	Follow power team suggestion.	Power Team
12/20		21	49	Change R759 from 20K to 100K.	Follow power team suggestion for L6935 PG00D issue.	Power Team
		22	44	Add PR585-PR588 by power team suggestion.	Follow power team suggestion.	Power Team
		23	42,43	Change PR656 and PR706 from 200K to 100K ohm.	Follow power team suggestion.	Power Team
12/28		24	40	Add PR855, PQ98, PR856, PD53, PQ99, PQ100, PR857, PR858.	Follow power team suggestion.	Power Team
01/02		25	46	Populate PR713, and populate PC859 from 330pF 50V to 1500pF 50V.	Follow power team suggestion.	Power Team
		26	46	Change PR748 from 249k to 267k ohm.	This is for OCP solution.	Power Team