

VENICE

CPU : DOTHAN
Chip Set : ALVISO (GMCH)
Remarks : 915GM


Model Name : VENICE Main
PCB Code : BA41-00454A
Dev. Step : QT
Revision : A00
Update : 2004.12.10

DRAW	CHECK	APPROVAL
SE LEE	MK KIM	BL LEE

Table of Contents

NO.	Description
1.	COVER --(SHEET1)
2.	BLOCK DIAGRAM --(SHEET2)
3.	BOARD INFORMATION --(SHEET3)
4.	CLOCK GENERATOR --(SHEET4)
5.	DOHAN CPU --(SHEET5/6/7)
6.	GMCH-M <ALVISO-GM> --(SHEET8/9/10/11/12)
8.	DDR2 SODIMM --(SHEET13)
9.	DDR2 TERMINATION --(SHEET14)
10.	ICH6-M --(SHEET15/16/17/18)
11.	LCD INTERFACE --(SHEET19)
12.	CRT INTERFACE --(SHEET20)
13.	DVI INTERFACE --(SHEET21)
13.	CARDBUS/SMARTCARD INTERFACE --(SHEET22/23)
14.	LOM (BCM5751M) --(SHEET24/25)
15.	AUDIO --(SHEET26)
16.	MACALLEN III --(SHEET27/28)
17.	FIRM WARE --(SHEET29)
18.	SEQUENTIAL POWER --(SHEET30)
19.	THERMAL MONITOR & FAN --(SHEET31)
20.	USB & IDE --(SHEET32)
21.	KEYB'D, TOUCHPAD, MDC, BLUETOOTH, FIR --(SHEET33)
22.	MINI-PCI --(SHEET34)
23.	PCI BUFFER --(SHEET35)
24.	DOCKING CONNECTOR --(SHEET36)
25.	CHARGER --(SHEET37)
26.	P3.3V_AUX, P5V_AUX, P15V_AUX, P3.3V_LAN --(SHEET38)
27.	P1.8V_AUX, MEM_0.9V, MEM1_VREF --(SHEET39)
28.	VTT, P1.5V_AUX --(SHEET40)
29.	VCC_CORE --(SHEET41)
30.	P5V, P3.3V, P1.8V, P1.5V --(SHEET42)
31.	SEQUENTIAL DISCHARGE --(SHEET43)
27.	LED CONNECTOR --(SHEET44)
28.	MOUNT HOLE --(SHEET45)
29.	TOUCHPAD BOARD --(SHEET46)
30.	FIRMWARE DAUGHTER BOARD --(SHEET47)

DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN COVER	SAMSUNG DELL
CHECK	KIM, MK	DEV. STEP	QT			PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00			
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	1 OF 49	





This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited


Rev.
No

2 Chips solution are proposed by ICS.
CY28411ZXCT : Lead free version






COM-22C-015(1996.6.5) REV. 3				d:/users/desk27/mentor/venice/qt/venice.q
------------------------------	--	--	--	---




Rev. No	
------------	--

Rev. No	
------------	--



DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN DOTHAN_YONAH (3/3)		PART NO.	BA41-00454A
CHECK	KIM, MK	DEV. STEP	QT					
APPROVAL	LEE, BL	REV	A00					
MODULE CODE	LAST EDIT							



This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

Rev.
No

TV DAC		
Component	Composite	
A	Pb	
B	Y	
C	Pr	

DVO2_CTRLDATA 21-B3 49-A3
DVO2_CTRLCLK 21-B3 49-C3
CLK1_MCH3GPLL 4-C1
CLK1_MCH3GPLL 4-C1

TVDAC_A Pb
TVDAC_B Y
TVDAC_C Pr
TV REFSET
TV_IRTNB
TV_IRTNC

Place 75 ohm termination resistors close to GMCH

VGA2_DDCCLK 20-B4 49-A4
VGA2_DDCDATA 20-B4 49-B3
VGA3_BLUE_INT 20-A2 20-A4 49-D2
VGA3_GREEN_INT 20-A2 20-A4 49-C2
VGA3_RED_INT 20-A2 20-A4 49-B3

RED, GREEN, BLUE are GND referenced

VGA3_VSYNC 20-C4 48-B2
VGA3_HSYNC 20-C4 48-B3
VGA3_REFSET 20-D4 48-B3

LCD2_BIAPWM 27-C2 49-C4
LCD2_BKLTON 19-A3 49-C4
LCD2_DDCCLK 19-B4 49-C4
LCD2_DDCDATA 19-A4 49-B3
LCD2_VDDEN 19-C4 28-B3

LVBG LVREFH
LVREFL

LCD1_CLK* 19-B2
LCD1_CLK 19-B2

LCD1_DATA0* 19-C2
LCD1_DATA1* 19-C2
LCD1_DATA2* 19-B2

LCD1_DATA0 19-C2
LCD1_DATA1 19-C2
LCD1_DATA2 19-B2

LCD2_BIAPWM 27-C2 49-C4

Current Setting (def.: default Option)

CFG#	Low	High
CFG(5)	DMix2	DMix4 (def.)
CFG(6)	DDR-2	DDR-1
CFG(7)	DT/Transportable	Mobile CPU (def.)
CFG(9)	PEG Reversal	Normal
CFG(16)	Dynamic ODT Disabled	Enabled (def.)
CFG(18)	VCC 1.05V (def.)	VCC 1.5V
CFG(19)	VTT 1.05V (def.)	VTT 1.2V
SDVODTA	No (def.)	SDVO Present

CFG(17:3) Internal Pull-up
CFG(20:18) Internal Pull-down

U514-2
915GM(DELL)
2 / 5

CFG/RSVD

PM

CLK

NC

C103 100nF 10V
C139 100nF 10V
C105 100nF 10V
C140 100nF 10V
C104 100nF 10V
C141 100nF 10V
C106 100nF 10V
C142 100nF 10V

D32
E32
F32
G32
H32
J32
K32
L32
M32
N32
P32
Q32
R32
S32
T32
U32
V32
W32
X32
Y32
Z32

EXP_TXN0
EXP_TXN1
EXP_TXN2
EXP_TXN3
EXP_TXN4
EXP_TXN5
EXP_TXN6
EXP_TXN7
EXP_TXN8
EXP_TXN9
EXP_TXN10
EXP_TXN11
EXP_TXN12
EXP_TXN13
EXP_TXN14
EXP_TXN15

EXP_RXN0
EXP_RXN1
EXP_RXN2
EXP_RXN3
EXP_RXN4
EXP_RXN5
EXP_RXN6
EXP_RXN7
EXP_RXN8
EXP_RXN9
EXP_RXN10
EXP_RXN11
EXP_RXN12
EXP_RXN13
EXP_RXN14
EXP_RXN15

EXP_COMP0
EXP_COMP1
EXP_COMP2
EXP_COMP3
EXP_COMP4
EXP_COMP5
EXP_COMP6
EXP_COMP7
EXP_COMP8
EXP_COMP9
EXP_COMP10
EXP_COMP11
EXP_COMP12
EXP_COMP13
EXP_COMP14
EXP_COMP15

EXP_TXN0
EXP_TXN1
EXP_TXN2
EXP_TXN3
EXP_TXN4
EXP_TXN5
EXP_TXN6
EXP_TXN7
EXP_TXN8
EXP_TXN9
EXP_TXN10
EXP_TXN11
EXP_TXN12
EXP_TXN13
EXP_TXN14
EXP_TXN15

EXP_RXN0
EXP_RXN1
EXP_RXN2
EXP_RXN3
EXP_RXN4
EXP_RXN5
EXP_RXN6
EXP_RXN7
EXP_RXN8
EXP_RXN9
EXP_RXN10
EXP_RXN11
EXP_RXN12
EXP_RXN13
EXP_RXN14
EXP_RXN15

EXP_COMP0
EXP_COMP1
EXP_COMP2
EXP_COMP3
EXP_COMP4
EXP_COMP5
EXP_COMP6
EXP_COMP7
EXP_COMP8
EXP_COMP9
EXP_COMP10
EXP_COMP11
EXP_COMP12
EXP_COMP13
EXP_COMP14
EXP_COMP15

EXP_TXN0
EXP_TXN1
EXP_TXN2
EXP_TXN3
EXP_TXN4
EXP_TXN5
EXP_TXN6
EXP_TXN7
EXP_TXN8
EXP_TXN9
EXP_TXN10
EXP_TXN11
EXP_TXN12
EXP_TXN13
EXP_TXN14
EXP_TXN15

EXP_RXN0
EXP_RXN1
EXP_RXN2
EXP_RXN3
EXP_RXN4
EXP_RXN5
EXP_RXN6
EXP_RXN7
EXP_RXN8
EXP_RXN9
EXP_RXN10
EXP_RXN11
EXP_RXN12
EXP_RXN13
EXP_RXN14
EXP_RXN15

EXP_COMP0
EXP_COMP1
EXP_COMP2
EXP_COMP3
EXP_COMP4
EXP_COMP5
EXP_COMP6
EXP_COMP7
EXP_COMP8
EXP_COMP9
EXP_COMP10
EXP_COMP11
EXP_COMP12
EXP_COMP13
EXP_COMP14
EXP_COMP15

EXP_TXN0
EXP_TXN1
EXP_TXN2
EXP_TXN3
EXP_TXN4
EXP_TXN5
EXP_TXN6
EXP_TXN7
EXP_TXN8
EXP_TXN9
EXP_TXN10
EXP_TXN11
EXP_TXN12
EXP_TXN13
EXP_TXN14
EXP_TXN15

EXP_RXN0
EXP_RXN1
EXP_RXN2
EXP_RXN3
EXP_RXN4
EXP_RXN5
EXP_RXN6
EXP_RXN7
EXP_RXN8
EXP_RXN9
EXP_RXN10
EXP_RXN11
EXP_RXN12
EXP_RXN13
EXP_RXN14
EXP_RXN15

EXP_COMP0
EXP_COMP1
EXP_COMP2
EXP_COMP3
EXP_COMP4
EXP_COMP5
EXP_COMP6
EXP_COMP7
EXP_COMP8
EXP_COMP9
EXP_COMP10
EXP_COMP11
EXP_COMP12
EXP_COMP13
EXP_COMP14
EXP_COMP15

EXP_TXN0
EXP_TXN1
EXP_TXN2
EXP_TXN3
EXP_TXN4
EXP_TXN5
EXP_TXN6
EXP_TXN7
EXP_TXN8
EXP_TXN9
EXP_TXN10
EXP_TXN11
EXP_TXN12
EXP_TXN13
EXP_TXN14
EXP_TXN15

EXP_RXN0
EXP_RXN1
EXP_RXN2
EXP_RXN3
EXP_RXN4
EXP_RXN5
EXP_RXN6
EXP_RXN7
EXP_RXN8
EXP_RXN9
EXP_RXN10
EXP_RXN11
EXP_RXN12
EXP_RXN13
EXP_RXN14
EXP_RXN15

DMIORXN
DMIORXP
DMIOTXN
DMIOTXP
DMI1RXN
DMI1RXP
DMI1TXN
DMI1TXP
DMI2RXN
DMI2RXP
DMI2TXN
DMI2TXP
DMI3RXN
DMI3RXP
DMI3TXN
DMI3TXP

AA31
Y31
AA33
Y33
AB35
AA35
AB37
AA37
AC31
AB31
AC33
AB33
AD35
AA35
AD37
AC37
AM33
AJ1
AE11
AJ34
AF6
AC10
AN33
AK1
AE10
AJ33
AF5
AD10
AP21
AM21
AH21
AK21
AN16
AM16
AH15
AH15
AG16
AF22
AF16
AP14
AL15
AM11
AN10
AK10
AK11
AF37
AD1
AE27
AE28
AF9
AF10

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

DM1_TXN0
DM1_TXP0
DM1_RXN0
DM1_RXP0
DM1_TXN1
DM1_TXP1
DM1_RXN1
DM1_RXP1
DM1_TXN2
DM1_TXP2
DM1_RXN2
DM1_RXP2
DM1_TXN3
DM1_TXP3
DM1_RXN3
DM1_RXP3
DM1_TXN4
DM1_TXP4
DM1_RXN4
DM1_RXP4
DM1_TXN5
DM1_TXP5
DM1_RXN5
DM1_RXP5
DM1_TXN6
DM1_TXP6
DM1_RXN6
DM1_RXP6
DM1_TXN7
DM1_TXP7
DM1_RXN7
DM1_RXP7
DM1_TXN8
DM1_TXP8
DM1_RXN8
DM1_RXP8
DM1_TXN9
DM1_TXP9
DM1_RXN9
DM1_RXP9
DM1_TXN10
DM1_TXP10
DM1_RXN10
DM1_RXP10
DM1_TXN11
DM1_TXP11
DM1_RXN11
DM1_RXP11
DM1_TXN12
DM1_TXP12
DM1_RXN12
DM1_RXP12
DM1_TXN13
DM1_TXP13
DM1_RXN13
DM1_RXP13
DM1_TXN14
DM1_TXP14
DM1_RXN14
DM1_RXP14
DM1_TXN15
DM1_TXP15
DM1_RXN15
DM1_RXP15

SM_CK0
SM_CK1
SM_CK2
SM_CK3
SM_CK4
SM_CK5
SM_CK0*
SM_CK1*
SM_CK2*
SM_CK3*
SM_CK4*
SM_CK5*
SM_CKE0
SM_CKE1
SM_CKE2
SM_CKE3
SM_CS0
SM_CS1
SM_CS2
SM_CS3
SM_OCDCOMP0
SM_OCDCOMP1
SM_ODT0
SM_ODT1
SM_ODT2
SM_ODT3
SMRCOMP0
SMRCOMP1
SMVREF
SMVREFP
SMXSLEW0
SMXSLEW1
SMXSLEW2
SMXSLEW3
SMXSLEW4
SMXSLEW5
SMXSLEW6
SMXSLEW7
SMXSLEW8
SMXSLEW9
SMXSLEW10
SMXSLEW11
SMXSLEW12
SMXSLEW13
SMXSLEW14
SMXSLEW15


CLK1_MCLK0
CLK1_MCLK1
CLK1_MCLK2
CLK1_MCLK3
CLK1_MCLK4
CLK1_MCLK0*
CLK1_MCLK1*
CLK1_MCLK2*
CLK1_MCLK3*
CLK1_MCLK4*
MEM1_CKE0
MEM1_CKE1
MEM1_CKE2
MEM1_CKE3
MEM1_CS0*
MEM1_CS1*
MEM1_CS2*
MEM1_CS3*
MEM1_ODT0
MEM1_ODT1
MEM1_ODT2
MEM1_ODT3
MEM1_VREF

CLK1_MCLK0
CLK1_MCLK1
CLK1_MCLK2
CLK1_MCLK3
CLK1_MCLK4
CLK1_MCLK0*
CLK1_MCLK1*
CLK1_MCLK2*
CLK1_MCLK3*
CLK1_MCLK4*
MEM1_CKE0
MEM1_CKE1
MEM1_CKE2
MEM1_CKE3
MEM1_CS0*
MEM1_CS1*
MEM1_CS2*
MEM1_CS3*
MEM1_ODT0
MEM1_ODT1
MEM1_ODT2
MEM1_ODT3
MEM1_VREF

CLK1_MCLK0
CLK1_MCLK1
CLK1_MCLK2
CLK1_MCLK3
CLK1_MCLK4
CLK1_MCLK0*
CLK1_MCLK1*
CLK1_MCLK2*
CLK1_MCLK3*
CLK1_MCLK4*
MEM1_CKE0
MEM1_CKE1
MEM1_CKE2
MEM1_CKE3
MEM1_CS0*
MEM1_CS1*
MEM1_CS2*
MEM1_CS3*
MEM1_ODT0
MEM1_ODT1
MEM1_ODT2
MEM1_ODT3
MEM1_VREF

CLK1_MCLK0
CLK1_MCLK1
CLK1_MCLK2
CLK1_MCLK3
CLK1_MCLK4
CLK1_MCLK0*
CLK1_MCLK1*
CLK1_MCLK2*
CLK1_MCLK3*
CLK1_MCLK4*
MEM1_CKE0
MEM1_CKE1
MEM1_CKE2
MEM1_CKE3
MEM1_CS0*
MEM1_CS1*
MEM1_CS2*
MEM1_CS3*
MEM1_ODT0
MEM1_ODT1
MEM1_ODT2
MEM1_ODT3
MEM1_VREF


CLK1_MCLK0
CLK1_MCLK1
CLK1_MCLK2
CLK1_MCLK3
CLK1_MCLK4
CLK1_MCLK0*
CLK1_MCLK1*
CLK1_MCLK2*
CLK1_MCLK3*
CLK1_MCLK4*
MEM1_CKE0
MEM1_CKE




Single Channel Signal Mapping.	
SO-DIMM 0	SO-DIMM 1
SM_CK [1:0]	SM_CK [4:3]
SM_CK* [1:0] (DDR2 support)	SM_CK* [4:3] (DDR2 support)
SM_CS* [1:0]	SM_CS* [3:2]
SM_CKE [1:0]	SM_CK [3:2]
SM_ODT [1:0] (DDR2 support)	SM_ODT [3:2] (DDR2 support)
SA_BS [2:0]	SB_BS [2:0]
SA_MA [13:0]	SB_MA [13:0]
SA_RAS*	SB_RAS*
SA_CAS*	SB_CAS*
SA_WE*	SB_WE*
SA_DQ [63:0]	
SA_DQS [7:0]	
SA_DQS* [7:0]	
SA_DM [7:0]	

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

1



Rev.
NoRev.
No

DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN GMCH-M (5/5)	SAMSUNG DOLBY PART NO. BA41-00454A
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00			
MODULE CODE	LAST EDIT					
				December 10, 2004 2:14:59 PM	PAGE	12 OF 49


This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited


Rev.
No

DDR2 SO-DIMM #0 Bottom

DDR2 SO-DIMM #1 Top





SMBUS ADDR " A0h"



D



```
d:/users/desk27/mentor/venice/qt/venice_qt
```




DPRSTP*
Dothan : No stuff
Yonah : Stuff

Place 56 ohm resistor within 2" of ICH6-M
Place PU resistor within 2" of ICH6-M

COM-22C-015(1996.6.5) REV. 3


Rev.
No


AC caps : PCIE need to be within 250mils of the driver
Resistor for Test : Place Stufing Option to minimize stubs




Rev.
No

4 / 5








Rev.	
No	



Rev. No	
------------	--









This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

Rev.
No






This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.


This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

Rev.
No



Rev.
No


Rev.
No





DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN MACALLAN III (1/2)	
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00			
MODULE CODE	LAST EDIT		December 10, 2004 2:14:59 PM			
				PART NO.	BA41-00454A	

Rev.
No

Rev.
No








Rev.
No

Rev.
No





This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.


This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

Rev.
No


KEYBOARD



Bluetooth (Type A Module)




MDC connector



This supporter will be used for MDC cable.

FIR





DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN	SAMSUNG DELL
CHECK	KIM, MK	DEV. STEP	QT			PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00	KEYBOARD, TOUCHPAD, MDC, F IR		
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	33	OF 49

Rev.
No


Rev.
No

No Wake On Wireless LAN





Rev. No	
------------	--




```

1
d:/users/desk27/mentor/venice/qt/venice_q

```


This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

Rev.
No



This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited


Rev.
No




DRAM	LEE, SE	DATE	12/10/2004	TITLE VENICE MAIN P3.3V_LAN P5V_AUX	SAMSUNG DOLL™ PART NO. BA11-00454A
CHECK	KIM, MK	DEV. STEP	QT		
APPROVAL	LEE, BL	REV	A00		
MODULE CODE	LAST EDIT		December 10, 2004 2:14:59 PM		

Rev.
No

Rev.
No



COM-22C-015(1996.6.5) REV. 3




DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN VTT/P1.5V_AUX	SAMSUNG DELL
CHECK	KIM, MK	DEV. STEP	QT			PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00			
MODULE CODE	undefined	LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	40	OF 49


This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited


Rev.
No




DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN VCC_CORE	SAMSUNG Dell
CHECK	KIM, MK	DEV. STEP	QT			PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00			
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	41	OF 49



DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN Switched Power	SAMSUNG DELL PART NO. BA41-00454A
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00			
MODULE CODE	undefined	LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	42 OF 49	





DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN	SAMSUNG DELL
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00		Sequential Changing	PART NO. BA41-00454A
MODULE CODE	undefined	LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	43	OF 49



Rev.
No

Rev.
No

Main to Touchpad IF board



**AMD : Pin 10 is RESET* ; Pin12 is RY/BY*
SST : Pin 10, 12 are NC.**

```
d:/users/desk27/mentor/venice/qt/venice_qt
```

Rev. No	
------------	--

b

- VOL_DOWN
- YTTPWRGD.
- AUD3_EAPD
- AUD3_SPKR
- BAT1_LED*
- BAT2_LED*
- BOARD_ID0
- BOARD_ID1
- BOARD_ID2
- BOARD_ID3
- CB3_CCD1*
- CB3_CCD2*
- CB3_CGNT*
- CB3_CINT*

- ☐ ICH_PWR0K
- ☐ IDE3_CS1*
- ☐ IDE3_CS3*
- ☐ IDE3_D<0>
- ☐ IDE3_D<1>
- ☐ IDE3_D<2>
- ☐ IDE3_D<3>
- ☐ IDE3_D<4>
- ☐ IDE3_D<5>
- ☐ IDE3_D<6>
- ☐ IDE3_D<7>
- ☐ IDE3_D<8>
- ☐ IDE3_DREQ

- ADAPTER_IN
- BREATH_LED
- CB3_CAD(0)
- CB3_CAD(1)
- CB3_CAD(2)
- CB3_CAD(3)
- CB3_CAD(4)
- CB3_CAD(5)
- CB3_CAD(6)
- CB3_CAD(7)
- CB3_CAD(8)
- CB3_CAD(9)
- CB3_CAUDIO
- CB3_CCBFO*

- ☐ DCK_AD<10>
- ☐ DCK_AD<11>
- ☐ DCK_AD<12>
- ☐ DCK_AD<13>
- ☐ DCK_AD<14>
- ☐ DCK_AD<15>
- ☐ DCK_AD<16>
- ☐ DCK_AD<17>
- ☐ DCK_AD<18>
- ☐ DCK_AD<19>
- ☐ DCK_AD<20>
- ☐ DCK_AD<21>
- ☐ DCK_AD<22>
- ☐ DCK_AD<23>

- LINE_OUT_L
- LINE_OUT_R
- P3V_SUS_ON
- PC13_AD<0>
- PC13_AD<1>
- PC13_AD<2>
- PC13_AD<3>
- PC13_AD<4>
- PC13_AD<5>
- PC13_AD<6>
- PC13_AD<7>
- PC13_AD<8>

- CB3_CAD(22)
- CB3_CAD(23)
- CB3_CAD(24)
- CB3_CAD(25)
- CB3_CAD(26)
- CB3_CAD(27)
- CB3_CAD(28)
- CB3_CAD(29)
- CB3_CAD(30)
- CB3_CAD(31)
- CB3_CFRAME*
- CB3_CSTSCHG
- CHP3_LDRQ0*
- CHP3_LDRQ1*

C

- ☐ VOL_UP
- ☐ CB3_A18
- ☐ CB3_A19
- ☐ CB3_D14
- ☐ DCK_PAR
- ☐ HDD_LED
- ☐ IDE3_A0
- ☐ IDE3_A1
- ☐ IDE3_A2
- ☐ NB_MUTE
- ☐ QBUFEN*
- ☐ SC3_DATA
- ☐ STICK_X
- ☐ STICK_Y
- ☐ TPM_EN*

- ☐ CB3_CLOCK
- ☐ CB3_CREQ*
- ☐ CB3_CRST*
- ☐ CB3_LATCH
- ☐ CHP3_PME*
- ☐ CHP3_SPKR*
- ☐ CLK3_CB48
- ☐ CPU1_ADS*
- ☐ CPU1_BNR*
- ☐ CPU1_HIT*
- ☐ CPU1_INTR
- ☐ CPU1_RS0*
- ☐ CPU1_RS1*
- ☐ CPU1_RS2*
- ☐ CPU1_SLIP*
- ☐ CPU1_SMT*

- IDE3_10R*
- IDE3_10W*
- IDE3_LED*
- KBC3_A20G*
- KBC3_FCS*
- KBC3_FRD*
- KBC3_FWR*
- KBC3_PSID
- KBC3_SPKR
- KBC5_CCLK
- KBC5_MCLK
- KBC5_TCLK

- PC13_PME*
- PC13_PST*

- CB3_CCBE1*
- CB3_CCBE2*
- CB3_CCBE3*
- CB3_CIRDY*
- CB3_CPERR*
- CB3_CSERR*
- CB3_CSTOP*
- CB3_CTRDY*

- CLK3_AUD14

○DCK_AD(24)
 ○DCK_AD(25)
 ○DCK_AD(26)
 ○DCK_AD(27)

 ○DCK_AD(30)
 ○DCK_AD(31)
 ○DCK_FRAME*
 ○DCK_LAD(0)
 ○DCK_LAD(1)
 ○DCK_LAD(2)
 ○DCK_LAD(3)
 ○DCK_PIRQA
 ○DCK_SERIRQ
 ○DCK_DET1*

- ☐ PC13_AD(9)
- ☐ PC13_CBE0
- ☐ PC13_CBE1
- ☐ PC13_CBE2
- ☐ PC13_CBE3
- ☐ PC13_GNT0
- ☐ PC13_GNT1
- ☐ PC13_GNT3
- ☐ PC13_INTA
- ☐ PC13_INTB
- ☐ PC13_INTC
- ☐ PC13_INTD
- ☐ PC13_IRDY
- ☐ PC13_PERR
- ☐ PC13_REQ0
- ☐ PC13_REQ1

- ☐CHP3_SERIRQ
- ☐CHP3_SLP5S3
- ☐CHP3_SLP5S5

- ☐CLK3_PCLKCB
- ☐CLK3_PWRGD
- ☐CLK3_SMBCLK

B

- ☐ USB_EN*
- ☐ ATF_INT*
- ☐ CB3_CCLK
- ☐ CB3_CPAR
- ☐ CB3_CVS1
- ☐ CB3_CVS2
- ☐ CB3_DATA
- ☐ CB3_SPKR
- ☐ CPU1_NMI
- ☐ DCK_DCIN
- ☐ DCK_PME*
- ☐ HP_OUT_L
- ☐ HP_OUT_R

- DCK_AD(0)
- DCK_AD(1)
- DCK_AD(2)
- DCK_AD(3)
- DCK_AD(4)
- DCK_AD(5)
- DCK_AD(6)
- DCK_AD(7)
- DCK_AD(8)
- DCK_AD(9)
- DCK_CBE0
- DCK_CBE1
- DCK_CBE2
- DCK_CBE3

- ☐ PL13_RST*
- ☐ POWER_SW*
- ☐ RUN_PWROK
- ☐ SC3_DETEC
- ☐ SFI_RESET
- ☐ SI03_IRRX
- ☐ SI03_IRTX
- ☐ SIO_FA(0)
- ☐ SIO_FA(1)
- ☐ SIO_FA(2)
- ☐ SIO_FA(3)
- ☐ SIO_FA(4)
- ☐ SIO_FA(5)
- ☐ SIO_FA(6)

- ☐ CLK3_ICTH4
- ☐ CLK3_S1014
- ☐ CLK3_SSCIN
- ☐ CLK3_USB48
- ☐ CPU1_A20M
- ☐ CPU1_BPRI
- ☐ CPU1_BREQ
- ☐ CPU1_DBI0
- ☐ CPU1_DBI1
- ☐ CPU1_DBI2
- ☐ CPU1_DBI3
- ☐ CPU1_DBSY
- ☐ CPU1_DPWR
- ☐ CPU1_DRDY

- IDE3_D(10)
- IDE3_D(11)
- IDE3_D(12)
- IDE3_D(13)
- IDE3_D(14)
- IDE3_D(15)
- IDE3_DACK
- IDE3_IORDY
- IMWP_PWRGD
- KBC3_ALWON
- KBC3_PWRON
- KBC3_THRM

- PC13_REQ3•
- PC13_SERR•
- PC13_STOP•
- PC13_TRDY•
- PLT3_RSTF•
- REFCLK_SEL
- RESET_OUT•
- SIO_FA(10)
- SIO_FA(11)
- SIO_FA(12)
- SIO_FA(13)
- SIO_FA(14)
- SIO_FA(15)

A

☐ LCD_TEST
☐ PCI3_PAR
☐ SMB3_CLK
☐ STICK_V+
☐ SUSPWOK
☐ TV03_C_R
☐ TV03_Y_G

- ☐ DCK_GNT0
- ☐ DCK_IDSEL
- ☐ DCK_IRDY
- ☐ DCK_LOCK
- ☐ DCK_PERR
- ☐ DCK_SERR
- ☐ DCK_STOP
- ☐ DCK_TRDY
- ☐ DEBUG_OUT

- ☐SIO_FA(7)
- ☐SIO_FA(8)
- ☐SIO_FA(9)
- ☐SIO_FD(0)
- ☐SIO_FD(1)
- ☐SIO_FD(2)
- ☐SIO_FD(3)
- ☐SIO_FD(4)
- ☐SIO_FD(5)

- ☐ CPU1_FERR*
- ☐ CPU1_HITM*
- ☐ CPU1_INIT*
- ☐ CPU1_LOCK*
- ☐ CPU1_TRDY*

- ☐ KBC5_KDATA
- ☐ KBC5_MDATA
- ☐ KBC5_TDATA

- ☐ LCD2_VDDEN
- ☐ LID_CLOSE

- ☐ SIO_FA(16)
- ☐ SIO_FA(17)
- ☐ SIO_FA(18)
- ☐ SIO_FA(19)
- ☐ SOUND_MUTE
- ☐ SPDIF_SHDN
- ☐ THERM_STP*

- DOCK_DE1
- DOCK_PSID
- DVI3_SCLK
- DVI3_SDAT
- FAN3_TACH

- S10_FD(6)
- S10_FD(7)
- SMB3_DATA
- STICK_GND
- TV03_COMP

- USB3_OC0*
- USB3_OC3*
- USB3_OC4*

- VGA3_HSYNC
- VGA3_VSYNC
- 5V_CAL_SIO
- AUDIO_MUTE
- BT_RADIO_0
- CB3_CAD<10
- CB3_CAD<11
- CB3_CAD<12
- CB3_CAD<13
- CB3_CAD<14
- CB3_CAD<15
- CB3_CAD<16
- CB3_CAD<17
- CB3_CAD<18
- CB3_CAD<19
- CB3_CAD<20
- CB3_CAD<21

COM-22C-015(1996.6.5) REV. 3	4	3	2	1
------------------------------	---	---	---	---

This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.				Rev. No					
This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited									
D									D