

ASUS CONFIDENTIAL

MODEL NAME : *Elsa*

PCB NO : ???

ASUS P/N : ???

Lanai UMA Schematics Document

uFCPGA Mobile Merom
Intel Crestline-GM + ICH8M

2007-03-19

REV :1.2(DELL: X02)

MB PCB

Part Number	Description
DA800004H0L	PCB 00B LA-3071P REV0 M/B

BOM NO. ???

PCB P/N: ???

PROJECT:

REVISION

1.2

DATE: *Monday, March 19, 2007*

SHEET *1* OF *68*

DESCRIPTION:

Cover Page


SCHEMATIC FILE NAME :

RELEASE DATE :



DESIGN ENGINEER :

LANAI: UMA

CLOCK
CK410M+LP
PG 21




SDP
PG 52



Panel Connector
PG 28

LVDS




533/667 MHz DDR II

DDR2-SODIMM1
PG 19

533/667 MHz DDR II


DDR2-SODIMM2
PG 19



DMI INTERFACE

USB2.0 (P0,P1)

USB CONN.
PG 39
USB Board



PCIE (Lane6)

PCI

PCIE (Lane4)

USB2.0 (P6)

USB2.0 (P7)

CARD READER
1394/R5C833
PG 32,33,34

BCM5906KMLG
QFN-68 PG 47

IHDA

USB2.0 (P5)

CAMERA
PG 28

SATA

SATA-HDD
PG 31

IDE

CD-ROM
PG 31

EXPRESS-CARD
R5538
PG 35

RJ45/Magnetic
PG 48

SIO
ECE5011
Expander
USB 2.0 Hub (4)
128 Pins VTQFP
PG 38

Bluetooth
PG 41

SIO
MEC5025
128KB Flash
TMKBC
128 Pins VTQFP
PG 37

SIO
ECE5011
Expander
USB 2.0 Hub (4)
128 Pins VTQFP
PG 38

SIO
ECE5011
Expander
USB 2.0 Hub (4)
128 Pins VTQFP
PG 38

CIR
PG 41

FLASH
PG 40

Touchpad CON.
PG 41

FAN & THERMAL
EMC4001
PG 43

USER INTERFACE
PG 42

SNIFFER
PG 42

CAPBTN CON.
PG 40

AUDIO/AMP
PG 44,45,46

MDC
PG 36

S/PDIF TO TV CONN.
PG 30

DIGITAL MIC.
PG 28

Speaker CON
PG 46

WtoB CON
PG 46

Audio Jacks *3
JACK Board

RJ11

RJ11 Board

PROJECT:

REVISION
1.2

DATE: **Monday, March 19, 2007**
SHEET **2** OF **68**

DESCRIPTION:
BLOCK DIAGRAM

SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER :

A	B	C	D	E
---	---	---	---	---

1

Footprint Definition

Resistor	Footprint is 0402 if there is no description
Capacitor	Footprint is 0402 if there is no description
Ferrite Bead	Footprint is 0603 if there is no description

Layout Note

For all of ESD diode, they should be placed as close as possible to connectors and the signals from connectors should be routed to ESD diodes first. There is no branch or via before diodes

PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
R5C833	PCI_AD17	PCI_REQ1# PCI_GNT1#	PCI_PIRQC# PCI_PIRQD#

PCI Express TABLE

Lane 1	WWAN / Mini Card
Lane 2	WLAN / Mini Card
Lane 3	
Lane 4	ExpressCard
Lane 5	
Lane 6	LAN BCM5906KMLG

USB TABLE

ICH8-0 (EHCI#1)	User1 (Single port , in USB BD)
ICH8-1 (EHCI#1)	User2 (Single port , in USB BD)
ICH8-2 (EHCI#1)	User3 (Dual port-bottom , in I/O BD)
ICH8-3 (EHCI#1)	User4 (Dual port-top , in I/O BD)
ICH8-4 (EHCI#1)	
ICH8-5 (EHCI#1)	Camera
ICH8-6 (EHCI#2)	ExpressCard
ICH8-7 (EHCI#2)	BT Module
ICH8-8 (EHCI#2)	
ICH8-9 (EHCI#2)	WWAN / Mini Card

Note : No USB for WLAN

PROJECT: Lanai

REVISION

1.2

DATE: Monday, March 19, 2007

SHEET 4 OF 68

DESCRIPTION:

Bus Connection

SCHEMATIC FILE NAME:



<OrgName>

DESIGN ENGINEER:


RELEASE DATE:

ICH8-M

AJ26 ICH_SMBCLK
AD19 ICH_SMBDATA
AC17 AMT_SMBCLK
AE19 AMT_SMBDAT



7002
7002



MEM_SCLK 197
MEM_SDATA 195
MEM_SCLK 197
MEM_SDATA 195

DIMM 0
DIMM 1


I/O Board

Express Card

30
32 WWAN


30
32 WLAN

6 DOCK_SMBCLK
5 DOCK_SMBDAT




CAPBTN Board

13 CKG_SMBCLK
12 CKG_SMBDAT




7002
7002



CLK_SCLK 16
CLK_SDATA 17

CLK GEN.


100 THRM_SMBCLK
99 THRM_SMBDAT



+3.3V_ALW


12
11 ECE4001

112 PBAT_SMBCLK
111 PBAT_SMBDAT




+3.3V_ALW

10
9 CHARGER



Battery
CONN.

8 LCD_SMBCLK
7 LCD_SMBDAT




+3.3V_ALW


34
35

LVDS
Connector

LCD_DDCCLK
LCD_DDCDAT



+3.3V_RUN



43
44

PROJECT: Lanai

REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 5 OF 68


DESCRIPTION:
SMBUS BLOCK




SCHEMATIC FILE NAME :
RELEASE DATE :


<OrgName>

DESIGN ENGINEER :









PROJECT: Lanai

REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 11 OF 68




DESCRIPTION:
Crestline (DDR2)

SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:


DESIGN ENGINEER:

DESIGN ENGINEER :


















Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R208, R201, R205, R213 should equal distance to the T split trace point as R219, R202, R199, R220 respectively. Basically, keep the same distance from T for all series termination resistors.































Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.








Layout Note:
Place 15 ohm within 500 mils from ICH.











PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 21 OF 68

DESCRIPTION: CLK GEN. CY28547

SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:

DESIGN ENGINEER:

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	1.2	SHEET 23 OF 68		RELEASE DATE :		

5	4	3	2	1										
D				D										
C				C										
B				B										
A				A										
PROJECT: Lanai <table><tr><td>REVISION</td><td>DATE: Monday, March 19, 2007</td><td>DESCRIPTION:</td><td>SCHEMATIC FILE NAME : <OrgName></td><td>DESIGN ENGINEER :</td></tr><tr><td>12</td><td>SHEET 24 OF 68</td><td></td><td>RELEASE DATE :</td><td></td></tr></table>					REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME : <OrgName>	DESIGN ENGINEER :	12	SHEET 24 OF 68		RELEASE DATE :	
REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME : <OrgName>	DESIGN ENGINEER :										
12	SHEET 24 OF 68		RELEASE DATE :											
5	4	3	2	1										

A		B		C		D		E	
1								1	
2								2	
3								3	
4								4	
5								5	
PROJECT: Lanai		REVISION	DATE: Monday, March 19, 2007		DESCRIPTION:		SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
		1.2	SHEET 25 OF 68				RELEASE DATE :		
A		B		C		D		E	

5		4		3		2		1	
D									D
C									C
B									B
A									A

PROJECT: **Lanai**

REVISION
1.2


DATE: **Monday, March 19, 2007**
SHEET **26** OF **68**

DESCRIPTION:

SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER :





SATA Connector

Power Section:

- +5V_HDD** input
- C58**: 0.1uF/10V/YSV capacitor
- MLCC**: +80-20%
- C46**: 1000PF/50V capacitor
- MLCC**: +/-10%

Annotation: Place caps close to connector.


Data Section (CON12):



- NP_NC3** (Pin 25) to **SATA_TX0+** (Pin 15)
- NP_NC1** (Pin 23) to **SATA_TX0-** (Pin 15)
- SATA_RXN0 C** (Pin 5) to **SATA_RX0 C** (Pin 15)
- SATA_RXP0 C** (Pin 6) to **SATA_RX0+** (Pin 15)
- +3.3V_RUN** (Pin 9)
- +5V_HDD** (Pin 14)
- NP_NC2** (Pin 24) to **SATA_RXN0 C** (Pin 2)
- NP_NC4** (Pin 26) to **SATA_RXP0 C** (Pin 2)

Connector Details:




- SATA_CON_22P**: FOXCONN/D2822H-SA3L6
- MLCC**: +/-10%
- 3900PF/50V/X7R** capacitors (C319, C318)

[illegible]


















PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION: R5C833 - IEEE1394 PART	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	1.2	SHEET 34 OF 68		RELEASE DATE :		








PCI-Express TX and RX direct to connector .



+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.

















PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION: FLASH & RTC	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER : C.L. Ho
	1.2	SHEET 40 OF 68		RELEASE DATE :		

Touch Pad




Please refer to item 191 of issue_list_0517_TDC ,
"Lanai plan to use 3V TP controller. No need
TP_VCC ". So we delete this circuit which
supply TP_VCC power.


Bluetooth



CIR



HALL SENSOR



PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 41 OF 68

DESCRIPTION:

TOUCH PAD & BT & CIR & LID


SCHEMATIC FILE NAME :

<OrgName>


DESIGN ENGINEER :

RELEASE DATE :


HDD activity LED




BT activity LED




Power&Suspend




Sniffer LED driver circuit




Battery status



Sniffer Switch





Hall Switch




No. 8

WLAN



Layout Note: C pad is used as a Provision For External Power Cycling. Must place C on top to be accessed when Keyboard is removed.

Media Bottom Board LED drive circuit



PROJECT: Lanai


REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 42 OF 68

DESCRIPTION:
SWITCH & LED

SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:

DESIGN ENGINEER:
C





PROJECT: Lanai





REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 45 OF 68


DESCRIPTION:
AMP MAX9789

SCHEMATIC FILE NAME : <OrgName>
RELEASE DATE :

DESIGN ENGINEER :
Yihao Yeh




PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME:	<OrgName>	DESIGN ENGINEER:
	1.2	SHEET 47 OF 68	LAN BCM5906MKMLG(QFN-68)	RELEASE DATE:		Ivan Chou



+3.3V LAN Source Guideline:

- 1. Use +3.3V_SUS if Wake-on-LAN is NOT required out of S4, S5
- 2. Use +3.3V_SRC if Wake-on-LAN is required out of S4, S5







1

[illegible]

Discrete



XDP



CAD NOTE:
Place the XDP connector on the primary side of the CRB and place all components near the connector.

PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 52 OF 68


DESCRIPTION: XDP

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :
Terry Lin

Design Current:35.2A
Maximum current:44A
OCP point min.50A



PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 53 OF 68

DESCRIPTION: POWER_VCORE


SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :
JEFF


5 Volt +/-5%
Design Current:6.11A
Maximum current:8.72A
OCP point min. : 8.82A

3.3 Volt +/-5%
Design Current:6.14A
Maximum current:8.78A
OCP point min. 13.14A



PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	1.2	SHEET 54 OF 68	POWER_SYSTEM5V_ALW&3.3V_ALW	RELEASE DATE :		JEFF

1.5 Volt +/-5%
Design Current: 3.02A
Maximum current:4.31A
OCP point min. : 9.37A



1.05 Volt +/-5%
Design Current:12.42A
Maximum current:17.75A
OCP point min. 11.91A
(OCP point typ.: 15.71A)

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME:	<OrgName>	DESIGN ENGINEER :
	12	SHEET 55 OF 68	POWER I/O 1.5VS & 1.0VS	RELEASE DATE :		JEFF

TOTAL POWER=65W
-->3.34A




TABLE3		
PIN NAME DIFFERENCES		
PIN	MAXIM	INTERSIL
1	GND	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IINP	ICM
11	VDD	VDDSMB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CSOIN
18	CSIP	CSOP
20	DLO	LGATE
21	LDO	VDDP
23	LX	PHASE
24	DHI	UGATE
25	BST	BOOT
"NC" means no-connect		

Charge Current:4.68A
Discharge current:6.6A

TABLE2		
MAXIM & INTERSIL BOM DIFFERENCES		
REF DES	MAXIM	INTERSIL
PR125	8.45K, 0402, 1%	16.0K, 0402, 1%
PC115	0.01uF	No Stuff
PC17	0.1uF, 0402, 10V	No Stuff
PC24	1.0uF, 0603, 10V	No Stuff
PR108	365K, 0402, 1%	215K, 0402, 1%
PR8	0, 0402, 5%	10, 0402, 5%
PR21	0, 0402, 5%	10, 0402, 5%
PC4	No Stuff	0.22uF
PC19	No Stuff	0.22uF
PC22	0.01uF	No Stuff
PC18	0.1uF, 0402, 10V	No Stuff
PC8	220uF, 0402, 50V	No Stuff
PD16	RB751V-40	No Stuff
PC13	3.3nF	No Stuff
PR19	1, 0603, 1%	0, 0603, 5%
PR9	100, 0402, 5%	0, 0402, 5%
PR22	4.7K, 0402, 5%	4.7K, 0402, 5%
PC23	0.01uF	0.01uF
PC21	0.01uF	0.01uF
PD3	1SS355	No stuff
PR12	1K, 0603, 5%	No stuff


TABLE1				
ADAPTOR (W)	TRIP CURRENT (A)	PR121	PR123	PR125
65	3.17	57.6K	13.0K	N/A
90	4.43	51.1K	17.8K	33.2K
130	6.43	32.4K	20.5K	27.4K
150	7.43	30.9K	24.9K	88.7K
200	9.75	19.1K	28K	36.5K
230	11.28	32.4K	6.49K	115

Note 1: PR122 is populated if ADAPT TRIP SET is used to program for the next lower adaptor. ADAPT TRIP SET is floating for the higher adaptor, grounded for the lower adaptor.
Note 2: 24.9K at PR122 allows the 65W adaptor setting to switch down to 45W. (now is N/A)
Note 3: PR109 must be 5m ohm instead of 10m ohm for the 230W adaptor

1.25Volt +/-5%
Design Current:0.93A
Maximum current:1.33A
OCP point min. : 6.54A

1.8Volt +/-5%
Design Current: 6.59A
Maximum current: 9.42A
OCP point min. : 16.93A

0.9Volt +/-5%
Design Current:1.05A
Maximum current:1.5A



PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 58 OF 68

DESCRIPTION:
POWER VGA 1.25V & DDR & VTT

SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:

DESIGN ENGINEER :
Jeff

PROJECT: Lanai

REVISION

1.2

DATE: Monday, March 19, 2007

SHEET 59 OF 68

DESCRIPTION:


POWER CONNECTOR


SCHEMATIC FILE NAME :

<OrgName>

DESIGN ENGINEER :

JEFF






ASUS CONFIDENTIAL


MODEL NAME : *Elsa*

Lanai:Modem Board



REV : 1.1(DELL: X01)

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME :	DESIGN ENGINEER :
	1.2	SHEET 64 OF 68	BLOCK DIAGRAM	RELEASE DATE :	Stanly Hsu



No. 1.
JOHANSON is
not in the QVL

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION: RJ-11 CONN	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	1.2	SHEET 65 OF 68		RELEASE DATE :		Stanly Hsu

ASUS CONFIDENTIAL

MODEL NAME : *Elsa*
PCB NO : *???*
ASUS P/N : *???*

Lanai PP2 USB Board


REV : 1.1(DELL: X01)

MB PCB	
Part Number	Description
DA800004H0L	PCB 00B LA-3071P REV0 M/B


BOM NO. ???
PCB P/N: ???

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION: Cover Page	SCHEMATIC FILE NAME :	DESIGN ENGINEER :
	1.2	SHEET 67 OF 68		RELEASE DATE :	Terry Lin

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently .




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.




Place ESD diodes as close as USB connector. Semtech SRV05-4 can also be used but the Philips IP42220CZ6 have a lower input C (1pf vs 3pf) .

USB daughter board connector




Place one 150uF cap by each USB connector



Each channel is 1A

Consult you ESD Engineer if you think you may need to add ESD Supression Components to your USB lines.
Add PADS ONLY until proven diodes are really needed.

Screw hole



PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 68 OF 68

DESCRIPTION:
USB PORT (SINGLE * 2)

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :
Terry Lin