Alba Discrete ATI M92-LP gDDR2 Schematics

uFCPGA Mobile Penryn

Intel Cantiga-PM + ICH9M

2009-03-23

REV : SA

DY : Nopop Component

GM : Pop when Cantiga is GM

PM : Pop when Cantiga is PM

G/P : BOM control if Cantiga is PM

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Cover Page*

Size: Custom | Document Number: *Alba Discrete* | Rev: *SB*

Date: Monday, March 23, 2009 | Sheet 1 of 60

ALBA Discrete Block Diagram

PCB LAYER
L1: Top
L2: GND
L3: Signal
L4: Signal
L5: VCC
L6: Signal
L7: GND
L8: Bottom

Project code : 91.4BK01.001
Part Number : 48.4BK13.0SA
PCB P/N : 09207
Revision : SA

Clock Generator
SLG8SP513VTR 7

Intel Mobile CPU
Penryn
Socket P 8,9

FSB
800/1066MHz

VRAM(gDDR2)
32Mbx16x4 (512MB) 57,58

CRT 42
LCD 41
RGB CRT
LVDS(Dual Channel)

ATI M92-LP 53,54,55,56

PCIe x 16

Intel
Cantiga-GM
AGTL+ CPU I/F
DDR Memory I/F
External Graphics
10,11,12,13,14,15

DDRII 800 Channel A
DDR II 800 Channel B

DDRII 800 Slot 0 16
DDRII 800 Slot 1 17

DMIx4
CONTROL-LINK

Intel
ICH9-M
USB 2.0/1.1 ports (12)
PCI Express ports (6)
High Definition Audio
SATA ports (4)
LPC I/F
ACPI 1.1
PCI/PCI BRIDGE
18,19,20,21

PCIE x 1 & USB 2.0 x 1
Power SW
TPS2231RGP 50
New Card
(On Express Card board) 50

PCIE x 1
10/100 LOM
RTL8103EL 25
RJ45
CONN 42

USB 2.0 x 2
Left Side:
USB x 2 46

PCIE
PCIE x 1
Mini-Card
802.11a/b/g/n 43

USB 2.0
USB 2.0 x 1
CAMERA
(Option) 47

USB 2.0 x 1
Bluetooth 45

USB 2.0 x 1
Right Side:
USB x 1 51

(7 in 1)SD/MMC
MS/MS Pro/xD
(On Express Card board)

CardReader
Realtek
RTS5159 50

USB2.0

Digital Mic Array
(Option) 47
Internal Mic 44
MIC IN
HP OUT
(On Express Card board)

Azalia
CODEC
OP AMP
IDT
92HD81 22

AZALIA

2CH SPEAKER 44

LPC Bus

SATA
SATA

HDD 44
ODD 44

SPI

KBC
WINBOND
WPCE773L 26

Flash ROM
2MB 47
Touch
PAD 45
Int.
KB 45
Thermal
& Fan
EMC2102 28,44

CPU DC/DC ISL6266A 34,35	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC TPS51117 36	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VCCP

SYSTEM DC/DC TPS51125 33	
INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

LDO L6935TR 37	
INPUTS	OUTPUTS
+1.8V_SUS	+1.5V_RUN

SYSTEM DC/DC TPS51117 38	
INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS

SYSTEM DC/DC TPS51117 39	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE

CHARGER MAX8731A 32	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

LDO TPS51100 38	
INPUTS	OUTPUTS
+1.8V_SUS	+V_DDR_MCH_REF +0.9V_DDR_VTT

LDO L6935TR 37	
INPUTS	OUTPUTS
+1.8V_SUS	+1.1V_RUN

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Block Diagram
Size: Custom | Document Number: Alba Discrete | Rev: SB
Date: Monday, March 23, 2009 | Sheet 2 of 60



Power Shape

Regulator	LDO	Switch

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ***Power Block Diagram***

Size	Document Number	Rev
Custom	***Alba Discrete***	*SB*

Date: Monday, March 23, 2009 Sheet 3 of 59

ICH9M SMBus Block Diagram



KBC SMBus Block Diagram



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: SMBUS Block Diagram

Size	Document Number	Rev
C	Alba Discrete	SB

Date: Monday, March 23, 2009 Sheet 4 of 59

Thermal Block Diagram



Audio Block Diagram



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Thermal/Audio Block Diagram

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 5 of 59

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Cofig Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK.	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resister.

ICH9 Integrated pull-up and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 Rev.0.5

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 **1 = DMI x4 (Default)**
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) **1 = The iTPM Host Interface is disabled (default)**
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality **1 = TLS cipher suite with confidentiality(Default)**
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. **1 = Normal operation (Default): Lane Numbered in Order**
CFG10	PCIE Loopback enable	0 = Enable (Note 3) **1 = Disable (Default)**
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) **11 = Disabled (Default)**
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled **1 = Dynamic ODT Enabled (Default)**
CFG19	DMI Lane Reversal	**0 = Normal operation (Default): Lane Numbered in Order** 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	**0 = Only Digital Display Port or PCIE is operational (Default)** 1 = Digital display Port and PCIe are operating simulataneously via the PEG port
SDVO _CTRLDATA	SDVO Present	**0 = No SDVO Card Present (Default)** 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	**0 = LFP Disabled (Default)** 1 = LFP Card Present; PCIE disabled

NOTE:

1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN
LANE5	New Card

USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Table of Content

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 6 of 59

SSID = CLOCK



ITP_EN	Output
0	SRC8
1	CPU_ITP

PCI2_TME	Output
0	Overclocking of CPU and SRC allowed
1	Overclocking of CPU and SRC not allowed

27_SEL	PIN 20	PIN 21	
0	DOT96T	DOT96C	UMA
1	SRCT0	SRCC0	Discrete

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Clock Generator SLG8SP513VTR

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 7 of 59

SSID = CPU



Layout Note:
Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU-FSB(1/2)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 8 of 59

SSID = CPU

+VCC_CORE

C907 SC22U6D3V5MX-2GP

X01 20090106

C914 SC22U6D3V5MX-2GP

X01 20090106

C926 SC22U6D3V5MX-2GP

+1.05V_VCCP

CPU1C 3 OF 4

BGA479-SKT6-GPU7
62.10040.221

layout note: "+1.5V_VCCA" as short as possible

+1.5V_VCCA

+1.5V_RUN

R903 0R3-0-U-GP

C939 SCD01U16V2KX-3GP

C940 SC10U6D3V5MX-3GP

Layout Note:
Place as close as possible to the CPU VCCA pin.

CPU_VID[6..0] 34

R902 100R2F-L1-GP-U

R901 100R2F-L1-GP-U

PG901 GAP-CLOSE-PWR-GP

PG902 GAP-CLOSE-PWR-GP

VCC_SENSE 34

VSS_SENSE 34

VCC_SENSE and VSS_SENSE lines should be of equal length.

X01 20090106

CPU1D 4 OF 4

BGA479-SKT6-GPU7
62.10040.221

NCTF PIN

CPU_GND1 TP902

CPU_GND2 TP901

CPU_GND3 TP903

CPU_GND4 TP904

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU-Power(2/2)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 9 of 59

SSID = MCH

H_SWING routing Trace width and Spacing use 10 / 20 mil

H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place R1001 near to the chip (< 0.5")



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Cantiga-HOST(1/6)

Size	Document Number	Rev
Custom	Alba Discrete	SB

Date: Monday, March 23, 2009 Sheet 10 of 59

SSID = MCH

★ is current setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 ★
CFG 6	ITPM enable	ITPM disable ★
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality ★
CFG 9	PCIE GFX lane reversed	PCIE GFX lane numbered in oder ★
CFG 10	PCIE loopback enable	PCIE loopback disable ★
CFG 12	ALLZ mode enable	ALLZ mode disable ★
CFG 13	XOR mode enable	XOR mode disable ★
CFG 16	FSB dynamic ODT disable	FSB Dynamic ODT enable ★
CFG 19 DMI Lane Reserved	Normal operation ★	Reverse DMI lanes
CFG 20 SDVO concurrent with PCIE	Only PCIE or SDVO is operational ★	PCIE and SDVO are operatiing simultaneously via the PEG port
SDVO_CTRLDATA	SDVO interface disable ★	SDVO interface enable
L_DDC_DATA	LFP disable ★	LFP card present
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled ★	SDVO/iHDMI/DP interface enabled

U1001B 2 OF 10

RSVD: M36 RESERVED#M36, N36 RESERVED#N36, R33 RESERVED#R33, T33 RESERVED#T33, AH9 RESERVED#AH9, AH10 RESERVED#AH10, AH12 RESERVED#AH12, AH13 RESERVED#AH13, K12 RESERVED#K12, AL34 RESERVED#AL34, AK34 RESERVED#AK34, AN35 RESERVED#AN35, AM35 RESERVED#AM35, T24 RESERVED#T24; B31 RESERVED#B31, B2 RESERVED#B2, M1 RESERVED#M1; AY21 RESERVED#AY21; BG23 RESERVED#BG23, BF23 RESERVED#BF23, BH18 RESERVED#BH18, BF18 RESERVED#BF18

DDR CLK/ CONTROL/COMPENSATION: SA_CK_0 AP24, SA_CK_1 AT21, SB_CK_0 AV24, SB_CK_1 AU20 → M_CLK_DDR0 16, M_CLK_DDR1 16, M_CLK_DDR2 17, M_CLK_DDR3 17; SA_CK#_0 AR24, SA_CK#_1 AR21, SB_CK#_0 AU24, SB_CK#_1 AV20 → M_CLK_DDR#0 16, M_CLK_DDR#1 16, M_CLK_DDR#2 17, M_CLK_DDR#3 17; SA_CKE_0 BC28, SA_CKE_1 AY28, SB_CKE_0 AY36, SB_CKE_1 BB36 → M_CKE0 16, M_CKE1 16, M_CKE2 17, M_CKE3 17; SA_CS#_0 BA17, SA_CS#_1 AY16, SB_CS#_0 AV16, SB_CS#_1 AR13 → M_CS0# 16, M_CS1# 16, M_CS2# 17, M_CS3# 17; SA_ODT_0 BD17, SA_ODT_1 AY17, SB_ODT_0 BF15, SB_ODT_1 AY13 → M_ODT0 16, M_ODT1 16, M_ODT2 17, M_ODT3 17; SM_RCOMP BG22 M_RCOMPP, SM_RCOMP# BH21 M_RCOMPN; SM_RCOMP_VOH BF28 SM_RCOMP_VOH, SM_RCOMP_VOL BH28 SM_RCOMP_VOL; SM_VREF AV42 CANTIGA_SM_VREF, SM_PWROK AR36, SM_REXT BF17 SM_REXT, SM_DRAMRST# BC36

CLK: DPLL_REF_CLK B38 CLK_MCH_DREFCLK, DPLL_REF_CLK# A38 CLK_MCH_DREFCLK# → CLK_MCH_DREFCLK 7, CLK_MCH_DREFCLK# 7; DPLL_REF_SSCLK E41 MCH_SSCDREFCLK, DPLL_REF_SSCLK# F41 MCH_SSCDREFCLK# → MCH_SSCDREFCLK 7, MCH_SSCDREFCLK# 7; PEG_CLK F43 CLK_MCH_3GPLL, PEG_CLK# E43 CLK_MCH_3GPLL# → CLK_MCH_3GPLL 7, CLK_MCH_3GPLL# 7

DMI: DMI_RXN_0 AE41 DMI_ITXN0_MRXN0, DMI_RXN_1 AE37 DMI_ITXN1_MRXN1, DMI_RXN_2 AE47 DMI_ITXN2_MRXN2, DMI_RXN_3 AH39 DMI_ITXN3_MRXN3 → DMI_ITXN0_MRXN0 19, DMI_ITXN1_MRXN1 19, DMI_ITXN2_MRXN2 19, DMI_ITXN3_MRXN3 19; DMI_RXP_0 AE40 DMI_ITXP0_MRXP0, DMI_RXP_1 AE38 DMI_ITXP1_MRXP1, DMI_RXP_2 AE48 DMI_ITXP2_MRXP2, DMI_RXP_3 AH40 DMI_ITXP3_MRXP3 → DMI_ITXP0_MRXP0 19, DMI_ITXP1_MRXP1 19, DMI_ITXP2_MRXP2 19, DMI_ITXP3_MRXP3 19; DMI_TXN_0 AE35 DMI_IRXN0_MTXN0, DMI_TXN_1 AE43 DMI_IRXN1_MTXN1, DMI_TXN_2 AE46 DMI_IRXN2_MTXN2, DMI_TXN_3 AH42 DMI_IRXN3_MTXN3 → DMI_IRXN0_MTXN0 19, DMI_IRXN1_MTXN1 19, DMI_IRXN2_MTXN2 19, DMI_IRXN3_MTXN3 19; DMI_TXP_0 AD35 DMI_IRXP0_MTXP0, DMI_TXP_1 AE44 DMI_IRXP1_MTXP1, DMI_TXP_2 AF46 DMI_IRXP2_MTXP2, DMI_TXP_3 AH43 DMI_IRXP3_MTXP3 → DMI_IRXP0_MTXP0 19, DMI_IRXP1_MTXP1 19, DMI_IRXP2_MTXP2 19, DMI_IRXP3_MTXP3 19

CFG: CFG_0 T25, CFG_1 R25, CFG_2 P25, CFG_3 P20, CFG_4 P24, CFG_5 C25, CFG_6 N24, CFG_7 M24, CFG_8 F21, CFG_9 C23, CFG_10 C24, CFG_11 N21, CFG_12 P21, CFG_13 T21, CFG_14 R20, CFG_15 M20, CFG_16 L21, CFG_17 H21, CFG_18 P29, CFG_19 R28, CFG_20 T28

GRAPHICS VID: GFX_VID_0 B33, GFX_VID_1 B32, GFX_VID_2 G33, GFX_VID_3 F33, GFX_VID_4 E33; GFX_VR_EN C34

PM: PM_SYNC# R29, PM_DPRSTP# B7, PM_EXT_TS#_0 N33, PM_EXT_TS#_1 P32, PWROK AT40, RSTIN# AT11, THERMTRIP# T20, DPRSLPVR R32

ME: CL_CLK AH37, CL_DATA AH36, CL_PWROK AN36, CL_RST# AJ35, CL_VREF AH34 MCH_CLVREF → CL_CLK0 20, CL_DATA0 20, M_PWROK 20, CL_RST#0 20

NC: NC#BG48 BG48, NC#BF48 BF48, NC#BD48 BD48, NC#BC48 BC48, NC#BH47 BH47, NC#BG47 BG47, NC#BE47 BE47, NC#BH46 BH46, NC#BF46 BF46, NC#BG45 BG45, NC#BH44 BH44, NC#BH43 BH43, NC#BH6 BH6, NC#BH5 BH5, NC#BG4 BG4, NC#BH3 BH3, NC#BF3 BF3, NC#BH2 BH2, NC#BG2 BG2, NC#BE2 BE2, NC#BG1 BG1, NC#BF1 BF1, NC#BD1 BD1, NC#BD1 BC1, NC#BC1 BC1, NC#F1 F1, NC#A47 A47

MISC: DDPC_CTRLCLK N28, DDPC_CTRLDATA M28, SDVO_CTRLCLK G36, SDVO_CTRLDATA E36, CLKREQ# K36, ICH_SYNC# H36 → CLKREQ#_B 7, MCH_ICH_SYNC# 20; TSATN# B12 → TSATN#

HDA: HDA_BCLK B28, HDA_RST# B30, HDA_SDI B29, HDA_SDO C29, HDA_SYNC A28

CANTIGA-GM-GP-U-NF

FSB setting: 7 MCH_CLKSEL0, 7 MCH_CLKSEL1, 7 MCH_CLKSEL2

+3.3V_RUN

R1105 DY 2K21R2F-GP CFG11; R1115 DY 2K21R2F-GP CFG18; R1110 DY 4K02R2F-GP CFG19; R1112 DY 4K02R2F-GP CFG20; RN1101 4 PM_EXTTS#0, 3 PM_EXTTS#1, 1 2 SRN10KJ-5-GP

R1128 DY 2K21R2F-GP CFG5; R1108 DY 2K21R2F-GP CFG6; R1107 DY 2K21R2F-GP CFG7; R1103 DY 2K21R2F-GP CFG8; R1127 DY 4K02R2F-GP CFG9; R1124 DY 2K21R2F-GP CFG10; R1102 DY 2K21R2F-GP CFG12; R1106 DY 2K21R2F-GP CFG13; R1104 DY 2K21R2F-GP CFG16

TP1103 CFG3, TP1105 CFG4, TP1101 CFG5, TP1102 CFG6, TP1104 CFG7

20 PM_SYNC#, 8,18,34 H_DPRSTP#, 16 PM_EXTTS#0, 17 PM_EXTTS#1

20,26,28 PM_PWROK → R1118 1 0R2J-2-GP → PWROK_R

19,25,26,43,50 PLT_RST# → R1101 1 100R2J-2-GP → RSTIN#

C1101 DY SC100P50V2JN-3GP

8,18,26,30,54 H_THRMTRIP#, 20,34 DPRSLPVR

+1.8V_SUS

R1126 80D6R2F-L-GP; R1125 80D6R2F-L-GP

SM_RCOMP_VOH → R1113 1KR2F-3-GP; C1104 SC2D2U10V3KX-1GP; C1105 SCD01U16V2KX-3GP; R1109 3K01R2F-3-GP

SM_RCOMP_VOL → R1111 1KR2F-3-GP; C1102 SC2D2U10V3KX-1GP; C1103 SCD01U16V2KX-3GP

+1.8V_SUS → DY R1119 10KR2F-2-GP; +V_DDR_MCH_REF; R1139 0R3-0-U-GP

CANTIGA_SM_VREF → R1123 499R2F-2-GP; DY C1144 SCD1U10V2KX-4GP; DY C1143 SCD1U10V2KX-4GP; DY R1129 10KR2F-2-GP

GM 20090310

CLK_MCH_DREFCLK, CLK_MCH_DREFCLK# → RN1102 PM SRN0J-6-GP

MCH_SSCDREFCLK, MCH_SSCDREFCLK# → RN1103 PM SRN0J-6-GP

GM 20090310

+1.05V_VCCP → R1114 1KR2F-3-GP; C1106 SCD1U10V2KX-4GP; R1116 499R2F-2-GP

MCH_CLVREF ~= 0.35V

+1.05V_VCCP → R1121 56R2J-4-GP; +3.3V_RUN → DY R1122 10KR2J-3-GP

TSATN# → DY Q1101 MMBT3904WT1G-GP; TSATN#_KBC → TSATN#_KBC 26

+3.3V_RUN → CLKREQ#_B → R1117 10KR2J-3-GP

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Cantiga-DMI/CFG(2/6)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 11 of 59

SSID = MCH





<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Cantiga-DDR(3/6)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 12 of 59

SSID = MCH



<Core Design>
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-GND/LVDS/VGA(4/6)**

Size: C | Document Number: **Alba Discrete** | Rev: SB

Date: Monday, March 23, 2009 | Sheet 13 of 59

SSID = MCH



Supply	Signal Group	Imax
+1.05V_VCCP	VCC	3060mA
+1.05V_VCCP	VTT	852mA
+1.05V_VCCP	VCC_PEG	1782mA
+1.05V_VCCP	VCC_DMI	456mA
+1.05V_VCCP	VCCA_SM	720mA
+1.05V_VCCP	VCCA_SM_CK	26mA
+1.05V_VCCP	VCCA_HPLL	24mA
+1.05V_VCCP	VCCA_MPLL	139.2mA
+1.05V_VCCP	VCCD_HPLL	157.2mA
+1.05V_VCCP	VCCA_PEG_PLL	50mA
+1.05V_VCCP	VCCD_PEG_PLL	50mA
+1.05V_VCCP	VCC_AXF	321.35mA
+1.5V_RUN	VCCD_TVDAC	35mA
+1.8V_SUS	VCC_SM	3000mA
+1.8V_SUS	VCC_SM_CK	124mA
+1.5V_RUN	VCCA_PEG_BG	414uA
+3.3V_RUN	VCC_HV	105.3mA

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Cantiga-Power(5/6)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 14 of 59

SSID = MCH


U1001H
8 OF 10
CANTIGA-GM-GP-U-NF
POWER
CRT
PLL
LVDS
PEG
SM
CK
TV
HDA
TV/CRT
HV
AXF
SM_CK
DMI
VTTLF
VTT
GM 20090311
For Discrete
X00 ALBA
GM 20090316
X01 20081215
<Core Design>
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Cantiga-Power/Filter(6/6)
Size
Custom
Document Number
Alba Discrete
Rev
SB
Date: Monday, March 23, 2009
Sheet 15 of 59

SSID = MEMORY

12 M_A_DQS#[7..0]
12 M_A_DQ[63..0]
12 M_A_DM[7..0]
12 M_A_DQS[7..0]
12 M_A_A[14..0]

DM1

M_A_A0 102 A0
M_A_A1 101 A1
M_A_A2 100 A2
M_A_A3 99 A3
M_A_A4 98 A4
M_A_A5 97 A5
M_A_A6 94 A6
M_A_A7 92 A7
M_A_A8 93 A8
M_A_A9 91 A9
M_A_A10 105 A10/AP
M_A_A11 90 A11
M_A_A12 89 A12
M_A_A13 116 A13
M_A_A14 86 A14
84 A15
12 M_A_BS#2 M_A_BS#2 85 A16/BA2
12 M_A_BS#0 M_A_BS#0 107 BA0
12 M_A_BS#1 M_A_BS#1 106 BA1

M_A_DQ0 5 DQ0
M_A_DQ1 7 DQ1
M_A_DQ2 17 DQ2
M_A_DQ3 19 DQ3
M_A_DQ4 4 DQ4
M_A_DQ5 6 DQ5
M_A_DQ6 14 DQ6
M_A_DQ7 16 DQ7
M_A_DQ8 23 DQ8
M_A_DQ9 25 DQ9
M_A_DQ10 35 DQ10
M_A_DQ11 37 DQ11
M_A_DQ12 20 DQ12
M_A_DQ13 22 DQ13
M_A_DQ14 36 DQ14
M_A_DQ15 38 DQ15
M_A_DQ16 43 DQ16
M_A_DQ17 45 DQ17
M_A_DQ18 55 DQ18
M_A_DQ19 57 DQ19
M_A_DQ20 44 DQ20
M_A_DQ21 46 DQ21
M_A_DQ22 56 DQ22
M_A_DQ23 58 DQ23
M_A_DQ24 61 DQ24
M_A_DQ25 63 DQ25
M_A_DQ26 73 DQ26
M_A_DQ27 75 DQ27
M_A_DQ28 62 DQ28
M_A_DQ29 64 DQ29
M_A_DQ30 74 DQ30
M_A_DQ31 76 DQ31
M_A_DQ32 123 DQ32
M_A_DQ33 125 DQ33
M_A_DQ34 135 DQ34
M_A_DQ35 137 DQ35
M_A_DQ36 124 DQ36
M_A_DQ37 126 DQ37
M_A_DQ38 134 DQ38
M_A_DQ39 136 DQ39
M_A_DQ40 141 DQ40
M_A_DQ41 143 DQ41
M_A_DQ42 151 DQ42
M_A_DQ43 153 DQ43
M_A_DQ44 140 DQ44
M_A_DQ45 142 DQ45
M_A_DQ46 152 DQ46
M_A_DQ47 154 DQ47
M_A_DQ48 157 DQ48
M_A_DQ49 159 DQ49
M_A_DQ50 173 DQ50
M_A_DQ51 175 DQ51
M_A_DQ52 158 DQ52
M_A_DQ53 160 DQ53
M_A_DQ54 174 DQ54
M_A_DQ55 176 DQ55
M_A_DQ56 179 DQ56
M_A_DQ57 181 DQ57
M_A_DQ58 189 DQ58
M_A_DQ59 191 DQ59
M_A_DQ60 180 DQ60
M_A_DQ61 182 DQ61
M_A_DQ62 192 DQ62
M_A_DQ63 194 DQ63

M_A_DQS#0 11 /DQS0
M_A_DQS#1 29 /DQS1
M_A_DQS#2 49 /DQS2
M_A_DQS#3 68 /DQS3
M_A_DQS#4 129 /DQS4
M_A_DQS#5 146 /DQS5
M_A_DQS#6 167 /DQS6
M_A_DQS#7 186 /DQS7

M_A_DQS0 13 DQS0
M_A_DQS1 31 DQS1
M_A_DQS2 51 DQS2
M_A_DQS3 70 DQS3
M_A_DQS4 131 DQS4
M_A_DQS5 148 DQS5
M_A_DQS6 169 DQS6
M_A_DQS7 188 DQS7

11 M_ODT0 M_ODT0 114 ODT0
11 M_ODT1 M_ODT1 119 ODT1

1 VREF
2 VSS
202 GND

/RAS 108
/WE 109
/CAS 113
M_A_RAS# 12
M_A_WE# 12
M_A_CAS# 12

/CS0 110
/CS1 115
M_CS0# 11
M_CS1# 11

CKE0 79
CKE1 80
M_CKE0 11
M_CKE1 11

CK0 30 M_CLK_DDR0
/CK0 32 M_CLK_DDR#0
M_CLK_DDR0 11
M_CLK_DDR#0 11

CK1 164 M_CLK_DDR1
/CK1 166 M_CLK_DDR#1
M_CLK_DDR1 11
M_CLK_DDR#1 11

DM0 10 M_A_DM0
DM1 26 M_A_DM1
DM2 52 M_A_DM2
DM3 67 M_A_DM3
DM4 130 M_A_DM4
DM5 147 M_A_DM5
DM6 170 M_A_DM6
DM7 185 M_A_DM7

SDA 195 ICH_SMBDATA
SCL 197 ICH_SMBCLK
ICH_SMBDATA 7,17,20,43
ICH_SMBCLK 7,17,20,43

VDDSPD 199

SA0 198
SA1 200

ALBA X00

NC#50 50 PM_EXTTS#0 11
NC#69 69
NC#83 83
NC#120 120
NC#163/TEST 163

VDD 81 82 87 88 95 96 103 104 111 112 117 118

VSS 3 8 9 12 15 18 21 24 27 28 33 34 39 40 41 42 47 48 53 54 59 60 65 66 71 72 77 78 121 122 127 128 132 133 138 139 144 145 149 150 155 156 161 162 165 168 171 172 177 178 183 184 187 190 193 196

GND 201

DDR2-200P-10-U1
62.10017.881

Height 6.5mm

+1.8V_SUS

Layout Note:
Place near DM1

C1620 SC1U10V3KX-3GP
C1619 SC1U10V3KX-3GP
DY C1622 SC2D2U10V3KX-1GP
DY C1621 SC2D2U10V3KX-1GP
C1616 SC1U10V3KX-3GP
DY C1607 SCD1U16V2KX-3GP
C1613 SCD1U10V2KX-4GP
C1609 SC1U603V2KX-GP
C1612 SCD1U10V2KX-4GP
DY C1601 ST220U2D5VBM-LGP

+0.9V_DDR_VTT

Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_DDR_VTT.

DY C1610 SCD1U16V2KX-3GP
C1627 SCD1U16V2KX-3GP
DY C1611 SCD1U16V2KX-3GP
C1608 SCD1U16V2KX-3GP
DY C1605 SCD1U16V2KX-3GP
DY C1630 SCD1U16V2KX-3GP
C1606 SCD1U16V2KX-3GP
DY C1614 SCD1U16V2KX-3GP
DY C1617 SCD1U16V2KX-3GP
C1618 SCD1U16V2KX-3GP
C1615 SCD1U16V2KX-3GP
C1629 SCD1U16V2KX-3GP
C1628 SCD1U16V2KX-3GP

+V_DDR_MCH_REF

C1626 SCD1U16V2KX-3GP
DY C1625 SC2D2U10V3KX-1GP

+1.8V_SUS

+3.3V_RUN

C1602 SCD1U16V2KX-3GP
DY C1601 SC2D2U10V3KX-1GP

put near connector

M_CLK_DDR0
M_CLK_DDR#0
M_CLK_DDR1
M_CLK_DDR#1

C1603 DUMMY-C2
C1604 DUMMY-C2
C1623 DUMMY-C2
C1624 DUMMY-C2

Layout Note:
Place these resistors close to DM1,
all trace length Max=1.5".

+0.9V_DDR_VTT

RN1601 SRN56J-5-GP
M_A_A5
M_A_A8
M_A_A9
M_A_A12

RN1605 SRN56J-4-GP
M_CKE0
M_A_BS#2

R1663 56R2J-4-GP
M_A_A13

RN1602 SRN56J-5-GP
M_ODT0
M_CS0#
M_A_BS#1
M_A_RAS#

RN1606 SRN56J-5-GP
M_A_A3
M_A_A1
M_A_A10
M_A_BS#0

RN1603 SRN56J-5-GP
M_ODT1
M_CS1#
M_A_CAS#
M_A_WE#

RN1607 SRN56J-5-GP
M_A_A7
M_A_A11
M_A_A14
M_CKE1

RN1604 SRN56J-5-GP
M_A_A0
M_A_A2
M_A_A4
M_A_A6

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DDRII-SODIMM SLOT1
Size: Custom
Document Number: Alba Discrete
Rev: SB
Date: Monday, March 23, 2009
Sheet 16 of 59

SSID = MEMORY

12 M_B_DQS#[7..0]
12 M_B_DQ[63..0]
12 M_B_DM[7..0]
12 M_B_DQS[7..0]
12 M_B_A[14..0]

Layout Note:
Place near DM2

+1.8V_SUS

C1716 SC1U10V3KX-3GP
C1707 SC2D2U10V3KX-1GP
C1712 SC1U10V3KX-3GP
C1711 SC1U10V3KX-3GP
C1710 SC1U10V3KX-3GP
C1714 SCD1U10V2KX-4GP
C1717 SCD1U16V2KX-3GP
C1709 SC1U6D3V2KX-GP
C1715 SC1U6D3V2KX-GP
C1701 ST220U2D5V8M-LGP

Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT.

+0.9V_DDR_VTT

C1729 C1726 C1728 C1727 C1725 C1723 C1722 C1706 C1724 C1713 C1705 C1721 C1708
SCD1U16V2KX-3GP

DM2

M_B_A0 102 → A0
M_B_A1 101 → A1
M_B_A2 100 → A2
M_B_A3 99 → A3
M_B_A4 98 → A4
M_B_A5 97 → A5
M_B_A6 94 → A6
M_B_A7 92 → A7
M_B_A8 93 → A8
M_B_A9 91 → A9
M_B_A10 105 → A10/AP
M_B_A11 90 → A11
M_B_A12 89 → A12
M_B_A13 116 → A13
M_B_A14 86 → A14
12 M_B_BS#2 — M_B_BS#2 84 → A15
12 M_B_BS#0 — M_B_BS#0 107 → A16/BA2
12 M_B_BS#1 — M_B_BS#1 106 → BA0
BA1

M_B_DQ0 5 → DQ0
M_B_DQ1 7 → DQ1
M_B_DQ2 17 → DQ2
M_B_DQ3 19 → DQ3
M_B_DQ4 4 → DQ4
M_B_DQ5 6 → DQ5
M_B_DQ6 14 → DQ6
M_B_DQ7 16 → DQ7
M_B_DQ8 23 → DQ8
M_B_DQ9 25 → DQ9
M_B_DQ10 35 → DQ10
M_B_DQ11 37 → DQ11
M_B_DQ12 20 → DQ12
M_B_DQ13 22 → DQ13
M_B_DQ14 36 → DQ14
M_B_DQ15 38 → DQ15
M_B_DQ16 43 → DQ16
M_B_DQ17 45 → DQ17
M_B_DQ18 55 → DQ18
M_B_DQ19 57 → DQ19
M_B_DQ20 44 → DQ20
M_B_DQ21 46 → DQ21
M_B_DQ22 56 → DQ22
M_B_DQ23 58 → DQ23
M_B_DQ24 61 → DQ24
M_B_DQ25 63 → DQ25
M_B_DQ26 73 → DQ26
M_B_DQ27 75 → DQ27
M_B_DQ28 62 → DQ28
M_B_DQ29 64 → DQ29
M_B_DQ30 74 → DQ30
M_B_DQ31 76 → DQ31
M_B_DQ32 123 → DQ32
M_B_DQ33 125 → DQ33
M_B_DQ34 135 → DQ34
M_B_DQ35 137 → DQ35
M_B_DQ36 124 → DQ36
M_B_DQ37 126 → DQ37
M_B_DQ38 134 → DQ38
M_B_DQ39 136 → DQ39
M_B_DQ40 141 → DQ40
M_B_DQ41 143 → DQ41
M_B_DQ42 151 → DQ42
M_B_DQ43 153 → DQ43
M_B_DQ44 140 → DQ44
M_B_DQ45 142 → DQ45
M_B_DQ46 152 → DQ46
M_B_DQ47 154 → DQ47
M_B_DQ48 157 → DQ48
M_B_DQ49 159 → DQ49
M_B_DQ50 173 → DQ50
M_B_DQ51 175 → DQ51
M_B_DQ52 158 → DQ52
M_B_DQ53 160 → DQ53
M_B_DQ54 174 → DQ54
M_B_DQ55 176 → DQ55
M_B_DQ56 179 → DQ56
M_B_DQ57 181 → DQ57
M_B_DQ58 189 → DQ58
M_B_DQ59 191 → DQ59
M_B_DQ60 180 → DQ60
M_B_DQ61 182 → DQ61
M_B_DQ62 192 → DQ62
M_B_DQ63 194 → DQ63

M_B_DQS#0 11 → DQS0#
M_B_DQS#1 29 → DQS1#
M_B_DQS#2 49 → DQS2#
M_B_DQS#3 68 → DQS3#
M_B_DQS#4 129 → DQS4#
M_B_DQS#5 146 → DQS5#
M_B_DQS#6 167 → DQS6#
M_B_DQS#7 186 → DQS7#

M_B_DQS0 13 → DQS0
M_B_DQS1 31 → DQS1
M_B_DQS2 51 → DQS2
M_B_DQS3 70 → DQS3
M_B_DQS4 131 → DQS4
M_B_DQS5 148 → DQS5
M_B_DQS6 169 → DQS6
M_B_DQS7 188 → DQS7

11 M_ODT2 — M_ODT2 114 → ODT0
11 M_ODT3 — M_ODT3 119 → ODT1

1 → VREF
2 → VSS

NP1
NP2

Height 11mm

DDR2-200P-33-GP

RAS# 108 ← M_B_RAS# 12
WE# 109 ← M_B_WE# 12
CAS# 113 ← M_B_CAS# 12

CS0# 110 ← M_CS2# 11
CS1# 115 ← M_CS3# 11

CKE0 79 ← M_CKE2 11
CKE1 80 ← M_CKE3 11

CK0 30 ← M_CLK_DDR2
CK0# 32 ← M_CLK_DDR#2
M_CLK_DDR2 11
M_CLK_DDR#2 11

CK1 164 ← M_CLK_DDR3
CK1# 166 ← M_CLK_DDR#3
M_CLK_DDR3 11
M_CLK_DDR#3 11

DM0 10 ← M_B_DM0
DM1 26 ← M_B_DM1
DM2 52 ← M_B_DM2
DM3 67 ← M_B_DM3
DM4 130 ← M_B_DM4
DM5 147 ← M_B_DM5
DM6 170 ← M_B_DM6
DM7 185 ← M_B_DM7

SDA 195 ← ICH_SMBDATA
SCL 197 ← ICH_SMBCLK
ICH_SMBDATA 7,16,20,43
ICH_SMBCLK 7,16,20,43

VDDSPD 199 → +3.3V_RUN

ALBA X00

SA0 198 → +3.3V_RUN
SA1 200

NC#50 50 ← PM_EXTTS#1 11
NC#69 69
NC#83 83
NC#120 120
NC#163/TEST 163

C1701 SCD1U16V2KX-3GP
C1702 SC2D2U10V3KX-1GP

+1.8V_SUS

VDD 81 82 87 88 95 96 103 104 111 112 117 118

VSS 3 8 9 12 15 18 21 24 27 28 33 34 39 40 41 42 47 48 53 54 59 60 65 66 71 72 77 78 121 122 127 128 132 133 138 139 144 145 149 150 155 156 161 162 165 168 171 172 177 178 183 184 187 190 193 196 201 202 GP

put near connector

M_CLK_DDR2
M_CLK_DDR#2
M_CLK_DDR3
M_CLK_DDR#3

C1703 DUMMY-C2
C1704 DUMMY-C2
C1718 DUMMY-C2
C1719 DUMMY-C2

Layout Note:
Place these resistors close to DM2, all trace length Max=1.5".

+0.9V_DDR_VTT

RN1701: M_B_A8, M_B_A5, M_B_A1, M_B_A3
RN1704: M_CKE3, M_B_A14, M_B_A11, M_B_A6
RN1702: M_ODT3, M_CS3#, M_B_A0
RN1705: M_B_A7, M_B_A4, M_B_A2, M_B_BS#1
RN1703: M_B_A10, M_B_BS#0, M_B_WE#, M_B_CAS#
RN1706: M_B_RAS#, M_ODT2, M_CS2#, M_B_A13
RN1707: M_B_A12, M_B_BS#2, M_B_A9, M_CKE2

SRN56J-3-GP

+V_DDR_MCH_REF

C1730 SCD1U16V2KX-3GP
C1720 SC2D2U10V3KX-1GP

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRII-SODIMM SLOT2**
Size: Custom | Document Number: **Alba Discrete** | Rev: **SB**
Date: Monday, March 23, 2009 | Sheet 17 of 59

SSID = ICH



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ICH9-LAN/HDA/SATA/LPC(1/4)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 18 of 59

SSID = ICH



BOOT BIOS Strap

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)

A16 swap override strap

PCI_GNT#3	low = A16 swap override enable high = default

USB Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ICH9-PCI/PCIE/DMI/USB/GND(2/4)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 19 of 59

SSID = ICH



iTPM Select(Not Strap Pin)

iTPM_EN
0 = Disable
1 = Enable

iTPM Select(Not Strap Pin)

CLK Gen select		
	CLK_SEL0	CLL_SEL1
Disable	X	X
Seligo	1	1
Realtek	1	0
ICS	0	1

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ICH9-GPIO/PM/CL(3/4)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 20 of 59

SSID = ICH

**Within a given well, 5VREF needs to be up before the corresponding 3.3V rail*



SSID = AUDIO



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: AUDIO CODEC 92HD81

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 22 of 59

(Blank)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *(Reserve)*

Size: Custom | Document Number: *Alba Discrete* | Rev: *SB*

Date: Monday, March 23, 2009 | Sheet 23 of 59

(Blank)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Alba Discrete*	*SB*

Date: Monday, March 23, 2009 Sheet 24 of 59

SSID = LOM



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: LAN Realtek-RTL8103EL

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 25 of 59


SSID = KBC
Put 0.1uf close to VCC-GND pin pair.
For GDDR2 VRAM
X02 20090226
X02 20090309
X01 20081215
X01 20081216
ALBA X00
MB VERSION ID
MB VERSION
ID VER2 VER1 VER0
SA 0 0 0
SB 0 0 1
SC 0 1 0
-1 0 1 1
KBC CLK EMI
U2601A
U2601B
WPCE773LA0DG-GP
KBC
PS/2
FIU
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
KBC Winbond WPC773L
Alba Discrete
Monday, March 23, 2009

(Blank)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Alba Discrete*	*SB*

Date: Monday, March 23, 2009 Sheet 27 of 59

SSID = Thermal

X01 20081215

+5V_RUN
C2810 SC4D7U6D3V5KX-3GP
C2812 SCD1U16V2KX-3GP
+3.3V_RUN
R2801 10KR2J-3-GP
R2802 DY 0R2J-2-GP
+5V_RUN
R2817 DY 10KR2J-3-GP
D2801 B0530WS-7-F-GP
EMC2102_FAN_TACH
EMC2102_FAN_TACH_1
EMC2102_FAN_TACH_1 44
EMC2102_FAN_DRIVE
EMC2102_FAN_DRIVE 44
+3.3V_RTC_LDO
R2815 DY 49D9R2F-GP
RN2801 SRN4K7J-8-GP
+3.3V_RUN
THERM_SCL 26
THERM_SDA 26
+3.3V_RUN
R2814 49D9R2F-GP
EMC2102_VDD_3D3
C2803 SCD1U16V2KX-3GP
U2801
GND
TACH
VDD_5Va
FANa
FANb
VDD_5Vb
SMCLK
SMDATA
C2804 SC470P50V3JN-2GP
H_THERMDC
H_THERMDA
VGA_THERMDC
VGA_THERMDA
T8_THERMDC
T8_THERMDA
VDD_3V
DN1
DP1
DN2
DP2
DN3
DP3
EMC2102
NC#21
GND
ALERT#
CLK_IN
CLK_SEL
RESET#
NC#15
+3.3V_RUN
R2812 8K2R2J-3-GP
THERM_SCI# 20
R2810 DY 0R2J-2-GP
ALERT#
CLK_32K
EMC2102_CLK_SEL
EM2102_RESET#
R2811 0R2J-2-GP
ALBA X00
GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil
54 VGA_THERMDC
54 VGA_THERMDA
C2802 SC470P50V3JN-2GP
GPU Sensor
Layout notice :
Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.
NC#8
SHDN_SEL
FAN_MODE
TRIP_SET
SYS_SHDN#
THERMTRIP#
POWER_OK#
EMC2102-DZK-GP
GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled
ALBA X00
RN2802 SRN10KJ-5-GP
+3.3V_RUN
+3.3V_RTC_LDO
R2803 DY 10KR2J-3-GP
EMC2102_SHDN
ALBA X00
+3.3V_RUN
R2804 DY 10KR2J-2-GP
EMC2102_FAN_mode
R2805 0R2J-2-GP
GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale
R2818 10KR2J-3-GP
R2816 10KR2J-3-GP
Q2803 2N7002-7F-GP
PURE_HW_SHUTDOWN# 26,30
V_DEGREE
C2801 must be near Q2801
Q2801 MMBT3904-3-GP
C2801 DY SC470P50V3JN-2GP
C2805 SC470P50V3JN-2GP
C2805 must be near EMC2102
3.HW T8 sensor
Layout notice :
Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.
TP2800 EMC2102_FAN_TACH_1
TP2801 EMC2102_FAN_DRIVE
+3.3V_RUN
C2807 SCD1U16V2KX-3GP
R2806 10KR2F-2-GP
TRIP_SET Pin Voltage
V_DEGREE=(((Degree-75)/21)
T8 shutdown is set 88 deg-C.
C2806 SCD1U16V2KX-3GP
R2807 2K37R2F-GP
32K suspend clock output
20 ICH_SUSCLK
Q2802 2N7002-7F-GP
CLK_32K_R
R2813 10R2J-2-GP
CLK_32K
C2809 DY SC4D7P50V2CN-1GP
RUN_POWER_ON 30
Lay out close to SKT2(CPU socket)
8 H_THERMDA
H_THERMDA
C2833 DY SC2200P50V2KX-2GP
8 H_THERMDC
H_THERMDC
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil
ALBA X00
R2833 10KR2J-3-GP DY
EM2102_RESET#
20,26,30,36,37,38,39,50 PM_SLP_S3#
U2802 74LVC1G08GW-1-GP
+3.3V_ALW
C2808 DY
SCD1U16V2KX-3GP
PM_PWROK 11,20,26

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Thermal/Fan Controllor EMC2102
Size: Custom
Document Number: Alba Discrete
Rev: SB
Date: Monday, March 23, 2009
Sheet 28 of 59

(Blank)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Alba Discrete*	*SB*

Date: Monday, March 23, 2009 Sheet 29 of 59

SSID = Reset.Suspend





<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Power Plane Enable

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 30 of 59

SSID = PWR.Support

DCin CONN



Batt Connecter



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DC IN/BATT CONN/USB CONN

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 31 of 59

SSID = Charger

Adaptor In Soft-Start Circuit

Id=-9.6A
Qg=-25nC
Rdson=18~30mohm
Layout Trace 250mil

Id=-9.6A
Qg=-25nC
Rdson=18~30mohm
Layout Trace 300mil

Layout Trace 300mil

Layout Trace 300mil

X02 20090302

X02 20090302

X01 20081215

TABLE1					
ADAPTOR (W)	TRIP CURRENT (A)	PR3202	PR3205	PR3207	PR3208
65	3.17	57.6K	13.0K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28	32.4K	6.49K	115	N/A

Note 1: PR6326 is populated if ADAPT_TRIP_SET is used to program for the next lower adaptor

ADAPT_TRIP_SET is floating for the higher adaptor, grounded for the lower adaptor

Note 2: 24.9K at PR6326 allows the 65W adaptor setting to switch down to 45W. (now is 33.2K for 90W)

Note 3: PR6302 must be 5m ohm instead of 10m ohm for the 230W adaptor

ADAPT_TRIP_SEL=1 Adapter is 90w

ADAPT_TRIP_SEL=0 Adapter is 65w

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CHARGER MAX8731

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 32 of 59



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH FDV0630-3R3M=P3 TOKO 31mohm Isat =6.9Arms 68.3R31A.10E
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
H/S: FDSS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2UH FDVE0630-2R2M=P3 TOKO 21mohm Isat =8.7Arms 68.2R21B.10A
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
H/S: FDSS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

Eiger

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DCDC 5V/3D3V (TPS51125)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 33 of 59

SSID = CPU.Regulator



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU VCORE POWER(1/2)

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 34 of 59

SSID = CPU.Regulator











I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037
L/S: SI7636ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU VCORE POWER(2/2)

Size	Document Number	Rev
Custom	Alba Discrete	SB

Date: Monday, March 23, 2009 Sheet 35 of 59

SSID = PWR.Plane.Regulator_1p05v



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2UH FDVE1040-2R2M=P3 TOKO DCR:6.8mohm Isat =14.5Arms 68.2R21B.10M
O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L
H/S: FDS8880 SO-8/ 9.6mOhm/12mOhm @4.5Vgs/ 84.08880.037
L/S: FDS8672S SO-8/ 5.3mOhm/7.0mohm@4.5Vgs/ 84.08672.A37
Switching freq-->350KHz

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	DC to DC 1.05V	
Size: Custom	Document Number: Alba Discrete	Rev: SB
Date: Monday, March 23, 2009	Sheet 36 of 59	

SSID = PWR.Plane.Regulator_1p5v/1p1v

Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RTXX35	N.C.	VBIAS	N.C.

Vendor	PR3712	PR3711	PR3706	PR3704	
L6935	DY	ASM	20K	10K	
RTXX35	ASM	DY	1K	1.13K	
			1.5V		



VOUT = 0.5 *(1+Rtop/Rbot)

Design current = 2.85A
peak current = 3.65A

X01 20090112



Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RTXX35	N.C.	VBIAS	N.C.

Vendor	PR3708	PR3709	PR3705	PR3703	
L6935	DY	ASM	20K	10K	
RTXX35	ASM	DY	1.02K	2.67K	
			1.1V		



VOUT = 0.5 *(1+Rtop/Rbot)

Design current = 2.9A
peak current = 2.9A

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DC to DC L6935_1.5V / L6935_1.1V

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 37 of 59

SSID = PWR.Plane.Regulator_gfx



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DC to DC 1.8V/0.9V

Size: A3 | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 38 of 59

SSID = PWR.Plane.Regulator_gfx



Vout=0.75V*(R1+R2)/R2

Design Current = 11.76A
Peak Current = 11.76A
OCP min = 12.93~15.29A

X01 20081229

X01 20090130



X01 20090130

X01 20081229

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	1.1V
L	H	1V
H	L	0.95V
L	L	0.9V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2UH FDVE1040-2R2M=P3 TOKO DCR:6.8mohm Isat =14.5Arms 68.2R21B.10M
O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L
H/S: FDS8880 SO-8/ 9.6mOhm/12mOhm @4.5Vgs/ 84.08880.037
L/S: FDS8672S SO-8/ 5.3mOhm/7.0mohm@4.5Vgs/ 84.08672.A37
Switching freq-->350KHz

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VGA_CORE

Size: A3 | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 39 of 59

(Blank)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Alba Discrete*	*SB*

Date: Monday, March 23, 2009 Sheet 40 of 59

SSID = VIDEO

LVDS CONNECTOR



SSID = Inverter

INVERTER POWER



SSID = VIDEO



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: LCD/Inverter Connector

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 41 of 59

SSID = LOM

1.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
2.No vias, No 90 degree bends.
3.pairs must be equal lengths.
4.6mil trace width,12mil separation.
5.36mil between pairs and any other trace.
6.Must not cross ground moat,except RJ-45 moat.

10/100M Lan Transformer



RJ45 Connector



X02 20090224

SSID = VIDEO

Layout Note:

*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.













<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN/CRT Connector**

Size: Custom | Document Number: **Alba Discrete** | Rev: SB

Date: Monday, March 23, 2009 | Sheet 42 of 59

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



SSID = User.Interface

ITP Connector



+1.05V_VCCP use Decoupling Capacitor close
ITP connector 100 mil (max)



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: MINICARD(WLAN)/ITP CONN

Size	Document Number	Rev
Custom	Alba Discrete	SB

Date: Monday, March 23, 2009 Sheet 43 of 59

SSID = SATA

ODD Connector



SSID = SATA

SATA HDD Connector



SSID = AUDIO

Speaker Connector



SSID = AUDIO

Internal MIC



SSID = Thermal

Fan Connector



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: HDD/ODD/FAN/SPEAKER/MIC

Size	Document Number	Rev
Custom	Alba Discrete	SB

Date: Monday, March 23, 2009 Sheet 44 of 59

SSID = KBC

Internal KeyBoard Connector



SSID = Touch.Pad



TouchPad Connector

X01 20090109

SSID = User.Interface

Bluetooth Module conn.







<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: KeyBoard/TouchPad/BT

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 45 of 59

Remove Modem

X01 20081208

USB Power







X01 20081222



X01 20081208

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: MDC CONN

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 46 of 59

SSID = Flash.ROM

SPI FLASH ROM (16M bits)



SSID = User.Interface

Power Button LED



Power/Battery LED



Camera Connector

SSID = User.Interface









SSID = RBATT

RTC Connector



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: SPI Flash/LED/Camera/RTC

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 47 of 59

(Blank)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *(Reserve)*

Size: Custom | Document Number: *Alba Discrete* | Rev: *SB*

Date: Monday, March 23, 2009 | Sheet 48 of 59

(Blank)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Alba Discrete*	*SB*

Date: Monday, March 23, 2009 Sheet 49 of 59

SSID = ExpressCard

New Card Connector



X01 20081229





+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

AFTP5029	1	PWR_LED_B#
AFTP5032	1	BAT_LED_B#
AFTP5031	1	+5V_ALW
AFTP5030	1	PLT_RST_CARDREADER#
AFTP5020	1	PCIE_ITXP5_NRXP5
AFTP5025	1	PCIE_ITXN5_NRXN5
AFTP5023	1	PCIE_IRXP5_NTXP5
AFTP5024	1	PCIE_IRXN5_NTXN5
AFTP5026	1	AUD_VREFOUT_B
AFTP5004	1	AUD_HP1_JACK_L
AFTP5006	1	AUD_HP1_JACK_R
AFTP5007	1	+3.3V_RUN
AFTP5009	1	CPUSB#
AFTP5005	1	USB_PP7
AFTP5008	1	USB_PN7
AFTP5011	1	AUD_EXT_MIC_L
AFTP5010	1	AUD_EXT_MIC_R
AFTP5017	1	EXT_MIC_JD#
AFTP5013	1	AUD_HP1_JD#
AFTP5014	1	CLK_48M_CARD
AFTP5012	1	NEWCARD_CLKREQ#
AFTP5019	1	+3.3V_CARD
AFTP5015	1	PERST#
AFTP5022	1	+3.3V_CARDAUX
AFTP5021	1	PCIE_WAKE#
AFTP5016	1	+1.5V_CARD
AFTP5018	1	SMB_DATA
AFTP5003	1	SMB_CLK
AFTP5027	1	USB_PN10
AFTP5028	1	USB_PP10

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Express Card Board CONN

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 50 of 59

SSID = USB

USB Power







X01 20081208



X01 20081222

SSID = User.Interface

Power Button Board CONN

X01 20090130







Hall Sensor Connector



X01 20090109

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Power Button/Hall Sensor/USB Board

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 51 of 59

SSID = Mechanical



Removed
X01 20081208





X01 20081215

Thermal
H6
STF237R117H83-1-GP
34.4CK01.001

Bluetooth
H8
STF237R115H123-GP
34.4A902.001

Removed
X01 20081208

MINI CARD
H7
STF256R89H178-GP
34.4B417.001



X01 20090105



X02 20090304

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Miscellaneous Components

Size: Custom | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 52 of 59

SSID = VIDEO



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VGA-PCIE/LVDS(1/4)

Size	Document Number	Rev
Custom	ALBA Discrete	SB

Date: Monday, March 23, 2009 Sheet 53 of 59

SSID = VIDEO


U5301B
2 OF 7
MUTI GFX
DPA
DPB
I2C
GENERAL PURPOSE I/O
DAC1
DAC2
DDC/AUX
PLL/CLOCK
THERMAL
+1.8V_RUN
+3.3V_DELAY
+DPLL_PVDD
+DPLL_VDDC
+DAC1_AVDD
+DAC1_VDD1DI
+DAC2_VDD2DI
+DAC2_A2VDD
+DAC2_A2VDDQ
GM 20090310
GM 20090318
X01 20081215
VREFG VOLTAGE DIVIDER IS (VREFG = VDDR4,5(1.8V) / 3 = .6V)
Crystal Main 82.30034.651
Second 82.30034.641
5V @ CRT side
2N7002SPT
Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
VGA-TV/CRT/DP PORT
ALBA Discrete
SB
Monday, March 23, 2009
54
59

SSID = VIDEO



	M92 Version	
Part	A11	A12
R5401	No staff	Staff
Q5106	Staff	No staff
R5402	Staff	No staff
R5403	No staff	No staff
Q5107	Staff	No staff
C5384	No staff	No staff

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VGA-POWER/GND(3/4)

Size	Document Number	Rev
A2	ALBA Discrete	SB

Date: Monday, March 23, 2009 Sheet 55 of 59

SSID = VIDEO



DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

ATI RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESE

GPIO3 , H2SYNC , V2SYNC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
V 256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chingis (formerly PMC)	Pm25LV512A	0100
2GB	x		Pm25LV010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO0	Tansmitter Power Savings Enable V 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable V 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	V 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
BIF_CLK_PM_EN	GPIO8	V 0= Disable CLKREQ#power management capability 1= Enable CLKREQ# power management capability
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1,then Config[3:0] defines the ROM type if BIOS_ROM_EN=0,then Config[3:0] defines the primary memory apeture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device V 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] V 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI

STRAPS	PIN	DESCRIPTION
MEM_TYPE	DVPDATA(23:20) (Internal PD)	MEMORY TYPE,MAKE AND SIZE INFO 0000 - gDDR2 ---- ---- 0001 - gDDR2 64Mx16 HYNIX V 0010 - gDDR2 64Mx16 SAMSUNG 0011 - gDDR2 32Mx16 HYNIX 0100 - gDDR2 32Mx16 SAMSUNG

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: VGA-MEMORY/STRAPS(4/4)

Size: A2 | Document Number: ALBA Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 56 of 60

SSID = VIDEO



64X16 SAMSUNG 72.41164.G0U
64X16 HYNIX 72.51G63.A0U

32X16 SAMSUNG 72.45116.G0U
32X16 HYNIX 72.55162.B0U

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VRAM(1/2)

Size: Custom | Document Number: ALBA Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 57 of 60

SSID = VIDEO



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VRAM

Size: Custom | Document Number: ALBA Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 58 of 60

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	18,46 52,42	2008/12/08	DELL	Remove Modem function.	Remove MDC schematics,holding,stand off.	X01
2	19,53	2008/12/08	Wistron	Reserve PLT_RST# for GPU PCIE reset.	Add R1913(DY),R5305(DY).	X01
3	25	2008/11/26	Realtek	Power down sequence issue, request by vendor.	Change R2506 to 1K ohm.	X01
4	25	2008/12/18	KDS	Follow crystal vendor test report.	Change C2501 to 18pF. C2502 to 15pF.	X01
5	26	2008/12/08	Wistron	MB version ID change.	Pop R2609,depop R2608.	X01
6	38	2008/12/08	Wistron	AMD power regulator issue.	Change 1.8V,0.9V power regulator.	X01
7	42	2008/12/08	Wistron	Follow ME connector list for touch pad connector.	Change TPAD1.	X01
8	46,51	2008/12/08	Wistron	Follow ME connector list for USB connector.	Change USB1, USB2 and CON4.	X01
9	30,33	2008/12/15	Wistron	MOSFET can not fully trun on issue.	Add +15V_ALW power circuits. And modify 3.3V_RUN, 5V_RUN enable circuits.	X01
10	8,28	2008/12/15	Wistron	Thermal sensor order changed because DTS still have accuracy problem.	Change EMC2102 first channel to CPU internal diode. Change channel to GPU inernal diode.	X01
11	15	2008/12/15	Wistron	Cantiga power rating issue.	Add R1507.	X01
12	26,54	2008/12/15	Wistron	AMD CTF glitch issue.	Reserve KBC GPIO27, Add R2639.	X01
13	40	2008/12/15	Wistron	Add panel self test for factory.	Add D4002,Pop R2638.	X01
14	32	2008/12/15	Wistron	Prevent leakage from KBC.	Change PR3203 pull high from +3.3V_ALW to +3.3V_RTC_LDO.	X01
15	44,52 51,47	2008/12/15	Wistron	Modify based on EMI test result.	POP EC5203 C5212 EC5202 C5211 C5213 EC5206 EC5201 EC5208 and POP EC4701 EC4702 EC4401 EC4402 EC4403 EC4404 EC5101 with 22P-Varistor	X01
16	41	2008/12/18	Wistron	LCD power sequence issue.	Change +LCD_VDD power produce solution.	X01
17	41	2008/12/19	Wistron	CMO LCD white screen issue.	Add R4108(DY).	X01
18	46,51	2008/12/19	Wistron	Add ESD diode for USB Port.	Add D4601,D4602,D5101.	X01
19	39	2008/12/29	Wistron	GFX CORE glitch issue.	Add PD3902,PD3903,PR3910,PR3915. Change PC3915,PC3916 to 0.047uF.	X01
20	50	2008/12/29	Wistron	Follow ME connector list for Express card board.	Change CON2 to 20.F1400.050.	X01

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Change List

Size: A3 | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 59 of 60

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
21	9	2009/01/06	Wistron	Power team request for CPU core measurement.	Add PG901,PG902. Pop C901 and depot C902.	X01
22	26	2009/01/08	Wistron	Keyboard detect issue.	Pop R2625.	X01
23	44,51	2009/01/08	Wistron	Change new connector.	Change HDD1 and CON5.	X01
24	8	2009/01/12	Wistron	For better GTL reference voltage.	Pop C802.	X01
25	30,36 37,38	2009/01/12	Wistron	Add discharge circuit for GPU powers.	Add R3016,Q3006,R3015,Q3003,Q3702,R3702 R3703,D3802,R3802,C3802.	X01
26	22,26	2009/01/13	IDT	For pop noise on YC version codec.	Add Q2201,Q2202,R2219. Add GPIO33 for HP_MUTE.	X01
27	33	2009/01/13	Wistron	For +15V_ALW issue. Prevent higher than 20V.	Add PD3303,PC3301.	X01
28	51	2009/01/30	Wistron	ESD protection concern.	Change R5106 to 33ohm.	X01
29	39	2009/01/30	Wistron	For GFX_CORE overshoot and undershoot issue.	Pop R3921,R3922. Depop R3920,R3923.	X01
30	18,26	2009/02/19	Wistron	Prevent 32768Hz crystal no oscillation from flux.	Change C1807,C1806,C2607,C2608 to 0603 size.	X02
31	22	2009/02/26	IDT	For codec pop noise issue.	Change C2204 to 2.2uf. Add Q2201,Q2202,Q2203, Q2204,Q2205. Move R2218,R2220 to main board.	X02
32	26	2009/02/26	Wistron	Change Board ID and add VRAM type select pin.	Change board ID to 010,Add GPIO5 for VRAM type	X02
33	30	2009/03/02	Wistron	+3.3V_ALW drop issue.	Add C3005.	X02
34	31,42, 44,45	2009/02/19	Wistron	Connector change request by ME.	Change RJ45,DCIN,FAN,SPEAKER connectors.	X02
35	41	2009/02/19	Wistron	LCD white screen issue.	Pop R4108.	X02
36	31,32	2009/03/02	Wistron	Power team request.	Change PD3107 to 1SMB22AT3G. Change PC3208, PC3209 to X7R.	X02
37	52	2009/03/05	Wistron	Reserve capacitors and springs for EMI.	Add location for SPR5206~SPR5209 and EC5210~EC5213.	X02
38	26	2009/03/09	Wistron	No need to support keyboard detect function.	Depop R2625.	X02
39	22	2009/03/09	Wistron	For PC_BEEP sound volume issue.	Modify R2203 to 120Kohm.	X02
40	33	2009/03/10	Wistron	+15V_ALW issue.	Depop PD3303.	X02

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Change List

Size: A3 | Document Number: Alba Discrete | Rev: SB

Date: Monday, March 23, 2009 | Sheet 60 of 60