

Alba Discrete ATI M92-LP gDDR2 Schematics

uFCPGA Mobile Penryn

Intel Cantiga-PM + ICH9M

2009-03-23

REV : SA

DY : Nopop Component

GM : Pop when Cantiga is GM

PM : Pop when Cantiga is PM

G/P : BOM control if Cantiga is PM


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page		
Size	Document Number	Rev			
Custom		Alba Discrete			SB
Date:	Monday, March 23, 2009	Sheet	1	of	60

ALBA Discrete Block Diagram



Project code : 91.4BK01.001
Part Number : 48.4BK13.0SA
PCB P/N : 09207
Revision : SA

CPU DC/DC ISL6266A 34,35	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC TPS51117 36	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VCCP

SYSTEM DC/DC TPS51125 33	
INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

LDO L6935TR 37	
INPUTS	OUTPUTS
+1.8V_SUS	+1.5V_RUN

SYSTEM DC/DC TPS51117 38	
INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS

SYSTEM DC/DC TPS51117 39	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE



CHARGER MAX8731A 32	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

LDO TPS51100 38	
INPUTS	OUTPUTS
+1.8V_SUS	+V_DDR_MCH_REF +0.9V_DDR_VTT


LDO L6935TR 37	
INPUTS	OUTPUTS
+1.8V_SUS	+1.1V_RUN

<Core Design>


DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Block Diagram		
Size Custom	Document Number Alba Discrete	Rev SB
Date: Monday, March 23, 2009	Sheet 2 of 60	




ICH9M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1 Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Cofig Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9 Integrated pull-up
and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLEPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller
Hub strapping configuration

Montevina Platform Design guide 22339 Rev.0.5

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality(Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO _CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN
LANE5	New Card





USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number	Rev	
Custom		SB	
Date:	Monday, March 23, 2009	Sheet	6 of 59


SSID = CLOCK



SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M



5
SSID = CPU



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		CPU-FSB(1/2)	
Size	Document Number		Rev
Custom		Alba Discrete	SB
Date:	Monday, March 23, 2009	Sheet 8 of 59	

* is current setting

3.3V RUN

R1105 2K21R2F-GP CFG11

R1115 2K21R2F-GP CFG18

R1110 4K02R2F-GP CFG19

R1112 4K02R2F-GP CFG20

RN1101

SRN10KJ-5-GP

PM EXTTS#0

PM EXTTS#1

R1128 2K21R2F-GP CFG5

R1108 2K21R2F-GP CFG6

R1107 2K21R2F-GP CFG7

R1103 2K21R2F-GP CFG8













R1127 4K02R2F-GP CFG9

R1124 2K21R2F-GP CFG10


R1102 2K21R2F-GP CFG12

R1106 2K21R2F-GP CFG13

R1104 2K21R2F-GP CFG16



SSID = MCH



<Core Design>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Cantiga-DDR(3/6)
Size: Custom Document Number: Rev: SB
Date: Monday, March 23, 2009 Sheet: 12 of 59


The diagram illustrates a complex PCB layout for a Dell Wistron GND/LVDS/VGA(4/6) system. Key components include:


- U1001I**: A large integrated circuit on the left side.
- GM 20090316**: Two circular components labeled "GM 20090316" located near the center-left and bottom-center.
- R1301**: A component labeled "R1301 4809R2F-GP" located near the top-right corner.
- VSS**: Numerous ground connections labeled "VSS" are distributed across the board.
- VSS NCTF**, **VSS SCB**, **NC**: Specific ground or connection types indicated by blue boxes.
- PCI-EXPRESS** and **VGA**: Signal paths labeled vertically in the center-right area.
- CANTIGA-GM-GP-U-NF**: Labels for specific sections or components at the bottom.

A note at the top left states: "SSID = MCH". A note at the bottom right states: "Place R1301 close to MCH within 500 mils." The diagram also features various other labels such as "L_CTRL_CLK", "L_CTRL_DATA", "L_DDC_CLK", "L_DDC_DATA", "L_VDD_EN", "L_VDD_BK", "L_VBS_VBG", "L_VBS_VREFH", "L_VBS_VREFL", "L_VBS_CLK#", "L_VBS_CLK-", "L_VBS_CLK+", "L_VBS_CLK-", "L_VBS_DATA_0", "L_VBS_DATA_1", "L_VBS_DATA_2", "L_VBS_DATA_3", "L_VBS_DATA_4", "L_VBS_DATA_5", "L_VBS_DATA_6", "L_VBS_DATA_7", "L_VBS_DATA_8", "L_VBS_DATA_9", "L_VBS_DATA_10", "L_VBS_DATA_11", "L_VBS_DATA_12", "L_VBS_DATA_13", "L_VBS_DATA_14", "L_VBS_DATA_15", "L_VBS_DATA_16", "L_VBS_DATA_17", "L_VBS_DATA_18", "L_VBS_DATA_19", "L_VBS_DATA_20", "L_VBS_DATA_21", "L_VBS_DATA_22", "L_VBS_DATA_23", "L_VBS_DATA_24", "L_VBS_DATA_25", "L_VBS_DATA_26", "L_VBS_DATA_27", "L_VBS_DATA_28", "L_VBS_DATA_29", "L_VBS_DATA_30", "L_VBS_DATA_31", "L_VBS_DATA_32", "L_VBS_DATA_33", "L_VBS_DATA_34", "L_VBS_DATA_35", "L_VBS_DATA_36", "L_VBS_DATA_37", "L_VBS_DATA_38", "L_VBS_DATA_39", "L_VBS_DATA_40", "L_VBS_DATA_41", "L_VBS_DATA_42", "L_VBS_DATA_43", "L_VBS_DATA_44", "L_VBS_DATA_45", "L_VBS_DATA_46", "L_VBS_DATA_47", "L_VBS_DATA_48", "L_VBS_DATA_49", "L_VBS_DATA_50", "L_VBS_DATA_51", "L_VBS_DATA_52", "L_VBS_DATA_53", "L_VBS_DATA_54", "L_VBS_DATA_55", "L_VBS_DATA_56", "L_VBS_DATA_57", "L_VBS_DATA_58", "L_VBS_DATA_59", "L_VBS_DATA_60", "L_VBS_DATA_61", "L_VBS_DATA_62", "L_VBS_DATA_63", "L_VBS_DATA_64", "L_VBS_DATA_65", "L_VBS_DATA_66", "L_VBS_DATA_67", "L_VBS_DATA_68", "L_VBS_DATA_69", "L_VBS_DATA_70", "L_VBS_DATA_71", "L_VBS_DATA_72", "L_VBS_DATA_73", "L_VBS_DATA_74", "L_VBS_DATA_75", "L_VBS_DATA_76", "L_VBS_DATA_77", "L_VBS_DATA_78", "L_VBS_DATA_79", "L_VBS_DATA_80", "L_VBS_DATA_81", "L_VBS_DATA_82", "L_VBS_DATA_83", "L_VBS_DATA_84", "L_VBS_DATA_85", "L_VBS_DATA_86", "L_VBS_DATA_87", "L_VBS_DATA_88", "L_VBS_DATA_89", "L_VBS_DATA_90", "L_VBS_DATA_91", "L_VBS_DATA_92", "L_VBS_DATA_93", "L_VBS_DATA_94", "L_VBS_DATA_95", "L_VBS_DATA_96", "L_VBS_DATA_97", "L_VBS_DATA_98", "L_VBS_DATA_99".





[illegible]

SSID = MCH








SSID = MEMORY



Height 6.5mm



Layout Note:
Place these resistors close to DM1, all trace length Max=1.5".



<Core Design>

DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title **DDR2-SODIMM SLOT1**

Size Custom Document Number **Alba Discrete** Rev **SB**

Date: Monday, March 23, 2009 Sheet 16 of 59

SSID = MEMORY




12 M_B_DQS#[7..0] <<<
 12 M_B_DQ[63..0] <<<
 12 M_B_DM[7..0] <<<
 12 M_B_DQS[7..0] <<<
 12 M_B_A[14..0] <<<




12 M_B_BS#2 >>> M_B_BS#2
 12 M_B_BS#0 >>> M_B_BS#0
 12 M_B_BS#1 >>> M_B_BS#1

M_B A0	102	DM2
M_B A1	101	A1
M_B A2	100	A2
M_B A3	99	A3
M_B A4	98	A4
M_B A5	97	A5
M_B A6	96	A6
M_B A7	95	A7
M_B A8	94	A8
M_B A9	93	A9
M_B A10	92	A10/AP
M_B A11	91	A11
M_B A12	90	A12
M_B A13	89	A13
M_B A14	88	A14
M_B BS#2	87	A15
M_B BS#0	86	A16/BA2
M_B BS#1	85	BA0
M_B BS#2	107	BA1
M_B BS#0	106	
M_B BS#1	105	
M_B DQ0	5	DQ0
M_B DQ1	7	DQ1
M_B DQ2	17	DQ2
M_B DQ3	19	DQ3
M_B DQ4	4	DQ4
M_B DQ5	6	DQ5
M_B DQ6	14	DQ6
M_B DQ7	16	DQ7
M_B DQ8	23	DQ8
M_B DQ9	25	DQ9
M_B DQ10	35	DQ10
M_B DQ11	37	DQ11
M_B DQ12	39	DQ12
M_B DQ13	22	DQ13
M_B DQ14	36	DQ14
M_B DQ15	38	DQ15
M_B DQ16	43	DQ16
M_B DQ17	45	DQ17
M_B DQ18	55	DQ18
M_B DQ19	57	DQ19
M_B DQ20	44	DQ20
M_B DQ21	46	DQ21
M_B DQ22	58	DQ22
M_B DQ23	61	DQ23
M_B DQ24	63	DQ24
M_B DQ25	73	DQ25
M_B DQ26	75	DQ26
M_B DQ27	62	DQ27
M_B DQ28	64	DQ28
M_B DQ29	74	DQ29
M_B DQ30	76	DQ30
M_B DQ31	123	DQ31
M_B DQ32	125	DQ32
M_B DQ33	135	DQ33
M_B DQ34	137	DQ34
M_B DQ35	124	DQ35
M_B DQ36	126	DQ36
M_B DQ37	134	DQ37
M_B DQ38	136	DQ38
M_B DQ39	141	DQ39
M_B DQ40	143	DQ40
M_B DQ41	151	DQ41
M_B DQ42	153	DQ42
M_B DQ43	140	DQ43
M_B DQ44	142	DQ44
M_B DQ45	152	DQ45
M_B DQ46	154	DQ46
M_B DQ47	157	DQ47
M_B DQ48	159	DQ48
M_B DQ49	173	DQ49
M_B DQ50	175	DQ50
M_B DQ51	158	DQ51
M_B DQ52	160	DQ52
M_B DQ53	174	DQ53
M_B DQ54	176	DQ54
M_B DQ55	179	DQ55
M_B DQ56	181	DQ56
M_B DQ57	183	DQ57
M_B DQ58	191	DQ58
M_B DQ59	188	DQ59
M_B DQ60	180	DQ60
M_B DQ61	182	DQ61
M_B DQ62	192	DQ62
M_B DQ63	194	DQ63
M_B DQS#0	110	DQS#0
M_B DQS#1	290	DQS#1
M_B DQS#2	49	DQS#2
M_B DQS#3	68	DQS#3
M_B DQS#4	129	DQS#4
M_B DQS#5	140	DQS#5
M_B DQS#6	167	DQS#6
M_B DQS#7	160	DQS#7
M_B DQS#0	13	DQS#0
M_B DQS#1	31	DQS#1
M_B DQS#2	51	DQS#2
M_B DQS#3	70	DQS#3
M_B DQS#4	131	DQS#4
M_B DQS#5	148	DQS#5
M_B DQS#6	169	DQS#6
M_B DQS#7	188	DQS#7
M_B DQS#0	114	DQS#0
M_B DQS#1	119	DQS#1
M_B DQS#2	114	DQS#2
M_B DQS#3	119	DQS#3
M_B DQS#4	114	DQS#4
M_B DQS#5	119	DQS#5
M_B DQS#6	114	DQS#6
M_B DQS#7	119	DQS#7
M_B DQS#0	114	DQS#0
M_B DQS#1	119	DQS#1
M_B DQS#2	114	DQS#2
M_B DQS#3	119	DQS#3
M_B DQS#4	114	DQS#4
M_B DQS#5	119	DQS#5
M_B DQS#6	114	DQS#6
M_B DQS#7	119	DQS#7

Height 1mm




SSID = ICH







Removed
X01 20081208

ICH AZ CODEC BITCLK
EC1802
SC4D7P50V2CN-1GP
Lay Out Close U1801




<Core Design>

SSID = ICH



SSID = AUDIO



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

Custom

(Reserve)
Alba Discrete

SB

Date: Monday, March 23, 2009

Sheet 23 of 59

(Blank)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title

(Reserve)

Size	Document Number	Rev
Custom	Alba Discrete	SB


Date: Monday, March 23, 2009	Sheet 24 of 59
------------------------------	----------------

SSID = LOM



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN Realtek-RTL8103EL			
Size	Document Number	Rev	
Custom		Alba Discrete	SB
Date: Monday, March 23, 2009	Sheet 25	of	59



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Alba Discrete


Rev
SB

Date: Monday, March 23, 2009

Sheet 27 of 59

1

SSID = Thermal



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Alba Discrete



Rev
SB

Date: Monday, March 23, 2009


Sheet 29 of 59

1


SSID = Reset.Suspend



SSID = PWR.Support



Batt Connector



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>DC IN/BATT CONN/USB CONN</i>			
Size	Document Number		Rev
Custom		<i>Alba Discrete</i>	<i>SB</i>
Date:	Monday, March 23, 2009	Sheet 31 of	59

SSID = Charger

Adaptor In Soft-Start Circuit

$I_d = -9.6A$
 $Q_g = -25nC$
 $R_{ds(on)} = 18 \sim 30m\Omega$
 Layout Trace 250mil

Layout Trace 300mil

$I_d = -9.6A$
 $Q_g = -25nC$
 $R_{ds(on)} = 18 \sim 30m\Omega$
 Layout Trace 300mil




TABLE1

ADAPTOR (W)	TRIP CURRENT (A)	PR3202	PR3205	PR3207	PR3208
65	3.17	57.6K	13.0K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28	32.4K	6.49K	115	N/A

Note 1: PR6326 is populated if ADAPT_TRIP_SET is used to program for the next lower adaptor

ADAPT_TRIP_SET is floating for the higher adaptor, grounded for the lower adaptor

Note 2: 24.9K at PR6326 allows the 65W adaptor setting to switch down to 45W. (now is 33.2K for 90W)

Note 3: PR6302 must be 5m ohm instead of 10m ohm for the 230W adaptor


<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER MAX8731**

Size: Custom Document Number: **Alba Discrete** Rev: **SB**

Date: Monday, March 23, 2009 Sheet 32 of 59



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 3.3UH FDV0630-3R3M=P3 TOKO 31mohm Isat =6.9Arms 68.3R31A.10E
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
 H/S: FDS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only



EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 2.2UH FDVE0630-2R2M=P3 TOKO 21mohm Isat =8.7Arms 68.2R21B.10A
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
 H/S: FDS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37


Elger

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.	
Title: DCDC 5V/3D3V (TPS51125)	
Size: Custom	Document Number: Alba Discrete
Date: Monday, March 23, 2009	Sheet 33 of 58


```
SSID = CPU.Regulator
```




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm
O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037
L/S: SI7636ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037




<Core Design>




```
SSID = PWR.Plane.Regulator_1p05v
```




<Core Design>



SSID = PWR.Plane.Regulator_1p5v/1p1v



Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RTXX35	N.C.	VBIAS	N.C.

Vendor	PR3712	PR3711	PR3706	PR3704
L6935	DY	ASM	20K	10K
RTXX35	ASM	DY	1K	1.13K
1.5V				





Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RTXX35	N.C.	VBIAS	N.C.

Vendor	PR3708	PR3709	PR3705	PR3703
L6935	DY	ASM	20K	10K
RTXX35	ASM	DY	1.02K	2.67K
1.1V				



SSID = PWR.Plane.Regulator_gfx



<Core Design>


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **DC to DC 1.8V/0.9V**

Size A3 Document Number **Alba Discrete** Rev **SB**

Date: Monday, March 23, 2009 Sheet 38 of 59

SSID = PWR.Plane.Regulator_gfx



(Blank)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size	Document Number	Rev
Custom	Alba Discrete	SB

Date: Monday, March 23, 2009	Sheet 40 of 59
------------------------------	----------------


SSID = VIDEO

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER




SSID = VIDEO




SSID = LOM

10/100M Lan Transformer

1. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
2. No vias, No 90 degree bends.
3. pairs must be equal lengths.
4. 6mil trace width, 12mil separation.
5. 36mil between pairs and any other trace.
6. Must not cross ground moat, except RJ-45 moat.




RJ45 Connector







SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



Hsync & Vsync level shift




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
LAN/CRT Connector		
Size	Document Number	Rev
Custom	Alba Discrete	SB
Date:	Monday, March 23, 2009	Sheet 42 of 59


SSID = Wireless

Mini Card Connector(802.11a/b/g/n)




```
SSID = User.Interface
```

ITP Connector




```
+1.05V_VCCP use Decoupling Capacitor close
ITP connector 100 mil ( max )
```




SSID = SATA

ODD Connector




SSID = SATA

SATA HDD Connector




SSID = AUDIO

Speaker Connector




SSID = AUDIO

Internal MIC



SSID = Thermal

Fan Connector



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


HDD/ODD/FAN/SPEAKER/MIC			
Size	Document Number	Rev	SB
Custom		Alba Discrete	59
Date: Monday, March 23, 2009	Sheet 44	of	59

SSID = KBC

Internal KeyBoard Connector




SSID = Touch.Pad



SSID = User.Interface

Bluetooth Module conn.




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Keyboard/TouchPad/BT			
Size	Document Number	Rev	
Custom		Alba Discrete	SB
Date:	Monday, March 23, 2009	Sheet	45 of 59


Remove Modem
X01 20081208

USB Power




SSID = Flash.ROM

SPI FLASH ROM (16M bits)




SSID = User.Interface


Power Button LED



Power/Battery LED




Camera Connector



SSID = User.Interface

SSID = RBATT

RTC Connector



<Core Design>

(Blank)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Alba Discrete		Rev S8
Date: Monday, March 23, 2009	Sheet	48	of 59

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Alba Discrete




Rev
SB

Date: Monday, March 23, 2009

Sheet 49 of 59

SSID = ExpressCard




New Card Connector




- AFTP5029 1 PWR_LED_B#
- AFTP5032 1 BAT_LED_B#
- AFTP5031 1 +5V_ALW
- AFTP5030 1 PLT_RST_CARDREADER#
- AFTP5028 1 PCIE_ITXP5_NRXPS
- AFTP5025 1 PCIE_ITXNS_NRXNS
- AFTP5023 1 PCIE_IRXP5_NTXPS
- AFTP5024 1 PCIE_IRXNS_NTXNS
- AFTP5026 1 AUD_VREFOUT_B
- AFTP5004 1 AUD_HP1_JACK_L
- AFTP5006 1 AUD_HP1_JACK_R
- AFTP5007 1 +3.3V_RUN
- AFTP5008 1 CPPE#
- AFTP5005 1 USB_PP7
- AFTP5008 1 USB_PN7
- AFTP5011 1 AUD_EXT_MIC_L
- AFTP5010 1 AUD_EXT_MIC_R
- AFTP5011 1 EXT_MIC_ID#
- AFTP5013 1 AUD_HP1_ID#
- AFTP5014 1 CLK_48M_CARD
- AFTP5012 1 NEWCARD_CLKREQ#
- AFTP5015 1 +3.3V_CARD
- AFTP5015 1 PERST#
- AFTP5022 1 +3.3V_CARDAUX
- AFTP5021 1 PCIE_WAKE#
- AFTP5016 1 +1.5V_CARD
- AFTP5018 1 SMB_DATA
- AFTP5003 1 SMB_CLK
- AFTP5021 1 USB_PN10
- AFTP5028 1 USB_PP10

SSID = USB

USB Power



AFTP5104 1 +5V_USB2
AFTP5105 1 USB_P2-
AFTP5106 1 USB_P2+




X01 20081222

SSID = User.Interface


Power Button Board CONN

X01 20090130





AFTP5102 1 KBC_PWRBTN#_IN
AFTP5112 1 POWER_SW_LED_B

AFTP5111 1 +3.3V_ALW
AFTP5109 1 LID_CLOSE# 1





X01 20090109




<Core Design>



Removed
X01 20081208



X01 20081215




<Core Design>

SSID = VIDEO

U5301A

1 OF 7

PCI EXPRESS INTERFACE



7 CLK_PCIE_VGA >> CLK_PCIE_VGA AK30
7 CLK_PCIE_VGA# >> CLK_PCIE_VGA# AK32

NC#L9
NC#N9
NC_PWRGOOD

20,26 PLTRST_DELAY# >> PLTRST_DELAY# AL27C

19 PLTRST_ICH_DELAY# >> R5305 1
0R2J-2-GP

X01 20081208

CALIBRATION
PCIE_CALRP
PCIE_CALRN

Y22 PCIE_CALRP R5302 1
AA22 PCIE_CALRN R5303 1
1K27R2F-L-GP
2KR2F-3-GP
+1.1V_UN



M02-S2-GP

PCIE_MTX_GRX_P[0..15] << PCIE_MTX_GRX_P[0..15] 13

PCIE_MTX_GRX_N[0..15] << PCIE_MTX_GRX_N[0..15] 13

PCIE_MRX_GTX_P[0..15] >> PCIE_MRX_GTX_P[0..15] 13

PCIE_MRX_GTX_N[0..15] >> PCIE_MRX_GTX_N[0..15] 13

U5301F

6 OF 7

LVDS CONTROL

VARY_BL
DIGON

AB11 >> LBKLT_CTL 41
AB12 >> LCDVDD_EN 41

TXCLK_UP_DPF3P AH20 VGA_TXBCLK+ >> VGA_TXBCLK+ 41
TXCLK_UN_DPF3N AJ19 VGA_TXBCLK- >> VGA_TXBCLK- 41
TXOUT_U0P_DPF2P AL21 VGA_TXBOUT0+ >> VGA_TXBOUT0+ 41
TXOUT_U0N_DPF2N AK20 VGA_TXBOUT0- >> VGA_TXBOUT0- 41
TXOUT_U1P_DPF1P AH22 VGA_TXBOUT1+ >> VGA_TXBOUT1+ 41
TXOUT_U1N_DPF1N AJ21 VGA_TXBOUT1- >> VGA_TXBOUT1- 41
TXOUT_U2P_DPF0P AL23 VGA_TXBOUT2+ >> VGA_TXBOUT2+ 41
TXOUT_U2N_DPF0N AK22 VGA_TXBOUT2- >> VGA_TXBOUT2- 41
TXOUT_U3P AK24
TXOUT_U3N AJ23

LVTMDP

TXCLK_LP_DPE3P AL15 VGA_TXACLK+ >> VGA_TXACLK+ 41
TXCLK_LN_DPE3N AK14 VGA_TXACLK- >> VGA_TXACLK- 41
TXOUT_L0P_DPE2P AH16 VGA_TXAOUT0+ >> VGA_TXAOUT0+ 41
TXOUT_L0N_DPE2N AJ15 VGA_TXAOUT0- >> VGA_TXAOUT0- 41
TXOUT_L1P_DPE1P AL17 VGA_TXAOUT1+ >> VGA_TXAOUT1+ 41
TXOUT_L1N_DPE1N AK16 VGA_TXAOUT1- >> VGA_TXAOUT1- 41
TXOUT_L2P_DPE0P AH18 VGA_TXAOUT2+ >> VGA_TXAOUT2+ 41
TXOUT_L2N_DPE0N AJ17 VGA_TXAOUT2- >> VGA_TXAOUT2- 41
TXOUT_L3P AL19
TXOUT_L3N AK18

M02-S2-GP



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
Size Custom Document Number
Date: Monday, March 23, 2009 Sheet 53 of 59

VGA-PCIE/LVDS(1/4)

ALBA Discrete

Rev SB


SSID = VIDEO



DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File				VGA-TV/CRT/DP PORT			
Size C	Document Number ALBA Discrete					Rev S	
Date	Monday, March 22, 2000	Sheet	64	of	60		

SSID = VIDEO




	M92 version	
Part	Al1	Al2
R5401	No staff	Staff
Q5106	Staff	No staff
R5402	Staff	No staff
R5403	No staff	No staff
Q5107	Staff	No staff
C5384	No staff	No staff

«Core Design:



Title			VGA-POWER/GND(3/4)		
Size	Document Number				Rev
A2	ALBA Discrete				SE

SSID = VIDEO



FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED
THEY MUST NOT CONFLICT DURING RESE


PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13, 12, 11]	Manufacturer	Part Number	GPIO[13, 12, 11]
V	128MB	x000	M25P05A	0100
	256MB	x001	M25P10A	0101
	64MB	x010	M25P20	0101
	32MB	x	M25P40	0101
	512MB	x	M25P80	0101
	1GB	x		
	2GB	x		
	4GB	x		
		Chingis (formerly PMC)	Pm25LV512A	0100
			Pm25LV010A	0101

STRAPS	PIN	DESCRIPTION
TX_FWRS_ENB (Internal PD)	GPIO0	Transmitter Power Savings Enable V 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable V 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	V 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
BIF_CLK_PM_EN	GPIO8	V 0= Disable CLKREQ# power management capability 1= Enable CLKREQ# power management capability
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	SPI0_22_ROMCS#	Enable external BIOS ROM device V 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] V 00=No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI

STRAPS	PIN	DESCRIPTION
MEM_TYPE	DVPPDATA(23:20) (Internal PD)	MEMORY TYPE,MAKE AND SIZE INFO 0000 - gDDR2 ---- 0001 - gDDR2 64Mx16 HYNIX 0010 - gDDR2 64Mx16 SAMSUNG 0011 - gDDR2 32Mx16 HYNIX 0100 - gDDR2 32Mx16 SAMSUNG


SSID = VIDEO



<Core Design>



SSID = VIDEO



Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	18, 46 52, 42	2008/12/08	DELL	Remove Modem function.	Remove MDC schematics, holding, stand off.	X01
2	19, 53	2008/12/08	Wistron	Reserve PLT_RST# for GPU PCIE reset.	Add R1913(DY), R5305(DY).	X01
3	25	2008/11/26	Realtek	Power down sequence issue, request by vendor.	Change R2506 to 1K ohm.	X01
4	25	2008/12/18	KDS	Follow crystal vendor test report.	Change C2501 to 18pF. C2502 to 15pF.	X01
5	26	2008/12/08	Wistron	MB version ID change.	Pop R2609, depop R2608.	X01
6	38	2008/12/08	Wistron	AMD power regulator issue.	Change 1.8V, 0.9V power regulator.	X01
7	42	2008/12/08	Wistron	Follow ME connector list for touch pad connector.	Change TPAD1.	X01
8	46, 51	2008/12/08	Wistron	Follow ME connector list for USB connector.	Change USB1, USB2 and CON4.	X01
9	30, 33	2008/12/15	Wistron	MOSFET can not fully trun on issue.	Add +15V_ALW power circuits. And modify 3.3V_RUN, 5V_RUN enable circuits.	X01
10	8, 28	2008/12/15	Wistron	Thermal sensor order changed because DTS still have accuracy problem.	Change EMC2102 first channel to CPU internal diode. Change channel to GPU inernal diode.	X01
11	15	2008/12/15	Wistron	Cantiga power rating issue.	Add R1507.	X01
12	26, 54	2008/12/15	Wistron	AMD CTF glitch issue.	Reserve KBC GPIO27, Add R2639.	X01
13	40	2008/12/15	Wistron	Add panel self test for factory.	Add D4002, Pop R2638.	X01
14	32	2008/12/15	Wistron	Prevent leakage from KBC.	Change PR3203 pull high from +3.3V_ALW to +3.3V_RTC_LDO.	X01
15	44, 52 51, 47	2008/12/15	Wistron	Modify based on EMI test result.	POP EC5203 C5212 EC5202 C5211 C5213 EC5206 EC5201 EC5208 and POP EC4701 EC4702 EC4401 EC4402 EC4403 EC4404 EC5101 with 22P-Varistor	X01
16	41	2008/12/18	Wistron	LCD power sequence issue.	Change +LCD_VDD power produce solution.	X01
17	41	2008/12/19	Wistron	CMO LCD white screen issue.	Add R4108(DY).	X01
18	46, 51	2008/12/19	Wistron	Add ESD diode for USB Port.	Add D4601, D4602, D5101.	X01
19	39	2008/12/29	Wistron	GFX CORE glitch issue.	Add PD3902, PD3903, PR3910, PR3915. Change PC3915, PC3916 to 0.047uF.	X01
20	50	2008/12/29	Wistron	Follow ME connector list for Express card board.	Change CON2 to 20.F1400.050.	X01
					<Core Design>  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipai Hsien 221, Taiwan, R.O.C. Title Size Document Number Rev Change List Alba Discrete Date: Monday, March 23, 2009 Sheet 59 of 60	

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
21	9	2009/01/06	Wistron	Power team request for CPU core measurement.	Add PG901,PG902. Pop C901 and depot C902.	X01
22	26	2009/01/08	Wistron	Keyboard detect issue.	Pop R2625.	X01
23	44,51	2009/01/08	Wistron	Change new connector.	Change HDD1 and CON5.	X01
24	8	2009/01/12	Wistron	For better GTL reference voltage.	Pop C802.	X01
25	30,36 37,38	2009/01/12	Wistron	Add discharge circuit for GPU powers.	Add R3016,Q3006,R3015,Q3003,Q3702,R3702 R3703,D3802,R3802,C3802.	X01
26	22,26	2009/01/13	IDT	For pop noise on YC version codec.	Add Q2201,Q2202,R2219. Add GPIO33 for HP_MUTE.	X01
27	33	2009/01/13	Wistron	For +15V_ALW issue. Prevent higher than 20V.	Add PD3303,PC3301.	X01
28	51	2009/01/30	Wistron	ESD protection concern.	Change R5106 to 33ohm.	X01
29	39	2009/01/30	Wistron	For GFX_CORE overshoot and undershoot issue.	Pop R3921,R3922. Depop R3920,R3923.	X01
30	18,26	2009/02/19	Wistron	Prevent 32768Hz crystal no oscillation from flux.	Change C1807,C1806,C2607,C2608 to 0603 size.	X02
31	22	2009/02/26	IDT	For codec pop noise issue.	Change C2204 to 2.2uf. Add Q2201,Q2202,Q2203, Q2204,Q2205. Move R2218,R2220 to main board.	X02
32	26	2009/02/26	Wistron	Change Board ID and add VRAM type select pin.	Change board ID to 010,Add GPIO5 for VRAM type	X02
33	30	2009/03/02	Wistron	+3.3V_ALW drop issue.	Add C3005.	X02
34	31,42, 44,45	2009/02/19	Wistron	Connector change request by ME.	Change RJ45,DCIN,FAN,SPEAKER connectors.	X02
35	41	2009/02/19	Wistron	LCD white screen issue.	Pop R4108.	X02
36	31,32	2009/03/02	Wistron	Power team request.	Change PD3107 to 1SMB22AT3G. Change PC3208, PC3209 to X7R.	X02
37	52	2009/03/05	Wistron	Reserve capacitors and springs for EMI.	Add location for SPR5206~SPR5209 and EC5210~EC5213.	X02
38	26	2009/03/09	Wistron	No need to support keyboard detect function.	Depop R2625.	X02
39	22	2009/03/09	Wistron	For PC_BEEP sound volume issue.	Modify R2203 to 120Kohm.	X02
40	33	2009/03/10	Wistron	+15V_ALW issue.	Depop PD3303.	X02

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Change List		
Size A3	Document Number Alba Discrete	Rev SB
Date: Monday, March 23, 2009 Sheet 60 of 60		