

Thurman Discrete VGA nVidia G86 Schematics Document

uFCPGA Mobile Merom

Intel Crestline-PM + ICH8M

2007-11-06

REV : -1(DELL:A00)

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Thurman Discrete	
Size A3	Document Number	COVER PAGE	Rev -1
Date: Tuesday, November 06, 2007		Sheet 1	of 50

Thurman Discrete Block Diagram

Project code: 91.4C301.001
PCB P/N : 06247
REVISION : -1

System DC/DC TPS51120		45
INPUTS	OUTPUTS	
+PWR_SRC	+5V_ALW +5V_SUS +3.3V_SUS +3.3V_RTC_LDO	
System DC/DC TPS51124		46
+PWR_SRC	+1.05V_VCCP +1.5V_RUN	
DDR2 DC/DC TPS51117		47
+PWR_SRC	+1.8V_SUS	
LDO TPS51100		47
+1.8V_SUS	+0.9V_DDR_VTT V_DDR_MCH_REF	
VGA DC/DC TPS51117		48
+PWR_SRC	VGA_CORE	

Battery Charger MAX8731		42
INPUTS	OUTPUTS	
+PWR_SRC	+VCHGR	

CPU DC/DC ISL6260C		43, 44
INPUTS	OUTPUTS	
+PWR_SRC	+VCC_CORE	

PCB LAYER	
L1: TOP	
L2: GND	
L3: Signal	
L4: Signal	
L5: VCC	
L6: Signal	
L7: GND	
L8: BOT	

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size A3 Document Number

Date: Tuesday, November 06, 2007 Sheet 2 of 50


Thurman Discrete
BLOCK DIAGRAM
Rev -1



ICH8 SMBus Block Diagram



KBC SMBus Block Diagram



CLOCK GEN CY28547

27M_SS/LCD96_100M SELECTION TABLE

BYTE 15 IO_VOUT[2,1,0]			
Bit5 S1	Bit4 S8	Spread Spectrum S1(0)	
0	0	-0.5%(Default)	
0	1	-1.0%	
1	0	-1.5%	
1	1	-2.0%	

Bit2 IO_VOUT2	Bit1 IO_VOUT1	Bit0 IO_VOUT0	IO_VOUT[2,1,0]
0	0	0	0.3V
0	0	1	0.4V
0	1	0	0.5V
0	1	1	0.6V
1	0	0	0.7V
1	0	1	0.8V(Default)
1	1	0	0.9V
1	1	1	1.0V

PIN34 FCTSEL1	0 UMA	1 DISC.
PIN43	DOT96T	27M_NonSpread
PIN44	DOT96C	27M_Spread
PIN47	LCD100/96T	SRCT_0
PIN48	LCD100/96C	SRCC_0

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPI020	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 0-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.If high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

INTEL CRESTLINE STRAP PIN

* is Default setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	Moby Dick	Calistoga *
CFG 7	DT/Transportable CPU	Mobile CPU *
CFG 9	Reserved Lane	Normal Operation *
CFG 10	Reserved	Mobility *
CFG 11	Calistoga *	Reserved
CFG 16 FSB Dynamic ODT	Disabled	Enabled *
CFG 18 VCC Select	1.05V *	1.5V
CFG 19 DMI Lane Reserved	Normal Operation*	Reserved Lane
CFG 20 PCIE/SDVO Select	Only PCIE or SDVO is operation *	PCIE and SDVO are operation simu
SDVO_CTRLDATA	No SDVO Device present *	SDVO Device present

CFG[13:12]	
LL	Reserved
LH	XOR Mode Enabled
HL	All Z Mode Enabled
HH	Normal Operation*

PCIE Routing

LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	No use
LANE4	Express Card
LANE5	No use
LANE6	10/100 LOM

ICH USB TABLE

USB0	USB1
USB1	USB2
USB2	
USB3	
USB4	Biometric
USB5	Camera
USB6	Express Card
USB7	BT
USB8	
USB9	MINI Card WWAN

PCI ROUTING

	IDSEL	INT	REQ	GNT
1394/ MediaCard	AD17	C D	1	1

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD

XOR Chain Entrance Strap			
ICH_RSVD	TP3	AZ_DOUT ICH	Description
0	0	0	RSVD
0	1	1	Enter XOR Chain
1	0	0	Normal Operation(default)
1	1	1	Set PCIE port config bit1

A16 swap override strap			
PCI_GNT#3	low	high	A16 swap override enable
0	0	0	high = default
1	0	1	high = default
1	1	1	high = default

Boot BIOS Strap			
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location	
0	1	SPT	
1	0	PCI	
1	1	LPC(Default)	

Integrated VccSus1_05,VccSus1_5,VccCL1_5			
SM_INTVRMEN	High=Enable	Low=Disable	
0	0	0	
1	0	1	
1	1	1	


Integrated VccLAN1_05VccCL1_05			
LAN100_SLP	High=Enable	Low=Disable	
0	0	0	
1	0	1	
1	1	1	

No Reboot Strap			
SPKR	LOW = Default	High=No Reboot	
0	0	0	
1	0	1	
1	1	1	



Thurman Discrete			
Table of Content			
Size A3	Document Number	Rev -1	
Date: Tuesday, November 06, 2007	Sheet 4	of 50	


CLKREQ PULL HIGH





60ohm 100MHz
3000mA 0.05ohm DC




Place near C10



Pull low to Decide
VTT_PWRG0 Low active



SB: 70312



SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

SE: 70412

PIN34	0 UMA	1 DISC.
FCTSEL1		
PIN43	D0T96T	27M_NonSpread
PIN44	D0T96C	27M_Spread
PIN47	LCD100/96T	SRCT_0
PIN48	LCD100/96C	SRCC_0

Solder Thermal Pad to
GND add min 4 vias

Silgo: 71.08550.003
ICS: 71.09333.A03


CLK_VGA_27M_NSS OPTION		
	G72	NB8M
R198	147 ohm 64.14705.6DL	33 ohm
R448	84.5 ohm	no-stuff
clk. Voltage	1.2V	3.3 V

PIN9	PIN39
PGMODE	DISCRIPTION
0	VTT_PWRGD#/PD
1	CKPWRGD/PD# (DEFAULT)


<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Thurman Discrete		
Size	Document Number		Rev		
A3	CLK_GEN CY28547		-1		
Date:	Tuesday, November 06, 2007		Sheet	6	of 50




H_REF Decoupling Crestline
close Crestline 100 mil




H_SWING routing Trace width and
Spacing use 10 / 20 mil

H_SWING Resistors and
Capacitors close
Caliistoga 500 mil (MAX)


From Schematic Design
Checklit v.1201
221 1% pull high 100
1% pull low



H_SCOMP and H_SCOMP# Resistors
and Capacitors close Caliistoga
500 mil (MAX)
Zo=55ohms



H_RCOMP routing Trace width and
Spacing use 10 / 20 mil



<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thurman Discrete

Size

Document Number

GMCH-FSB LIBC (1/6)

Rev

Date: Tuesday, November 06, 2007




Sheet 9 of 50



* is Default setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	Moby Dick	Calistoga *
CFG 7	DT/Transportable CPU	Mobile CPU *
CFG 9	Reserved Lane	Normal Operation *
CFG 10	Reserved	Mobility *
CFG 11	Calistoga *	Reserved
CFG 16 FSB Dynamic ODT	Disabled	Enabled *
CFG 18 VCC Select	1.05V *	1.5V
CFG 19 DMI Lane Reserved	Normal Operation*	Reserved Lane
CFG 20 PCIE/SDVO Select	Only PCIE or SDVO is operation *	PCIE and SDVO are operation simu
SDVO_CTRLDATA	No SDVO Device present *	SDVO Device present

	CFG[13:12]
LL	Reserved
LH	XOR Mode Enabled
HL	All Z Mode Enabled
HH	Normal Operation*
	CFG[2..0] FSB Select
LHL	FSB 800
LHH	FSB 667
Other	Reserved





Layout Note:
Location of all MCH_CFG strap resistors needs to be close to minimize stub.








DDR SYSTEM MEMORY A

CRESTLINE-GP-U-NF



DDR SYSTEM MEMORY B


CRESTLINE-GP-U-NF







<Variant Name>

























Title			Thurman Discrete	
Size	Document Number		Rev	
A3	GMCH-DDR (3/6)		-1	
Date:	Tuesday, November 06, 2007		Sheet	11 of 50








REVERSE TYPE High 9.2 mm




Place close to the DIMM Slot




Place use One Capacitor close to every Two pull-up Resistors




<Variant Name>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Thurman Sodcrete			
Size	Document Number	Rev	
Custom	DDR2-SODIMM2	-1	
Date:	Tuesday, November 06, 2007	Sheet	16 of 50






Please Close to FBVDDQ not FBVTT



FBACAL_PD_VDDQ OPTION		
	G72	NB8M
R84	49.9 ohm 49R95.6DL	45.3 ohm 64.45R35.6DL

G7XM	G8XM	G3-64 BALL
FBA_REFCLK	FBA_CMD27	M23
FBA_REFCLK_N	N/A	M24

Stuff C957, C956, L15 for NB8M
No-Stuff C957, C956, L15 for G72




<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Thurman Discrete**

Size A3	Document Number VGA-VRAM(2/4)	Rev -1
---------	--------------------------------------	---------------

Date: Tuesday, November 06, 2007 Sheet 18 of 50



U57G

ROMCS# D1

ROM_SI F3

ROM_SO D3

ROM_SCLK D2

I2CH_SCL C7

I2CH_SDA B7

BUFRST# A6

STEREO F7

SWAPRDY A7

TESTMODE D7

GND AC8

672M-V-GP-U

+3.3V_RUN

R380 10KR2J-3-GP

R386 10KR2J-3-GP

R111 10KR2J-3-GP

U55

VCC 8

NC#7 7

SCL 6

SDA 5





NC#1 1

NC#2 2

NC#3 3

GND 4


AT88SC0808C-SU-1-GP







G7XM	G8XM	G3-64 ball
GND	12SC_SDA	F11



Title			
Thurman Discrete			
Size	Document Number		Rev
A3	VGA-HDMI		-1
Date:	Tuesday, November 06, 2007	Sheet 19 of	50





Title _____



Thurman Discrete

Size	Document Number
------	-----------------

CRT/HDMI


Rev

Date: Tuesday, November 06, 2007 Sheet 22 of 50




ICH8-Strap PIN

integrated VccSus1_05,VccSus1_5,VccCL1_5		
ICH_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
ICH_LAN100_SLP	High=Enable	Low=Disable




ICH8-Strap PIN



XOR Chain Entrance Strap		
ICH_RSVD	ACZ_DOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIe port cofig bit1

RTC circuitry




ICH8-Strap PIN

BOOT BIOS Strap


PCI_GNT#0 (R166)	SPI_CS#1 (R167)	BOOT BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC

A16 swap override strap


PCI_GNT#3 (R168)	low = A16 swap override enable high = default
------------------	--



PCI I/F PULL HIGH





BIOS should not enable the internal GPIO pull up




PCIE Interface Routing


LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	No use
LANE4	Express Card
LANE5	No use
LANE6	LAN




Interrupt I/F




MiniCard WWAN




MiniCard WLAN




Express Card



LAN




Layout Note:
Place R235, R237 and R234 within 500 mils from ICH.



	IDSEL	INT	REQ	GNT
1394/MediaCard	AD17	C D	1	1


PCI Interface Routing

Add Buffers as need for Loading and Fanout concerns




CLK ICH_14M EMI Mode


Place close to ICH8-M




MiniCard WLAN




Express Card



LAN



USB



DMI_COMP R158 place within 500 mil of ICH8M



USB0	USB1
USB1	USB2
USB2	
USB3	
USB4	Biometric
USB5	Camera
USB6	Express Card
USB7	BT
USB8	
USB9	MINI Card WWAN

<Variant Name>




Size	Document Number	Rev
A3	ICH8M-PCIE/USB/SPI/DMI (2/4)	-1
Date:	Thursday, November 22, 2007	Sheet 25 of 50

USBRIAS close to ICH8M 500 mils and Trace impedance should be 60 ohm +/- 15%



M/GPIO (3/4)	F-1
--------------	-----



SSID = THERMAL

REM_DIODE1_N and REM_DIODE1_P
routing Trace width and Spacing
use 10 / 10 mil

Place inside CPU socket

C455 Please close to Guardian

Close to Pin5, Pin6

Close to Pin9

C456 Please close to Guardian

H_THERMDA and H_THERMDC
routing Trace width and
Spacing use 10 / 10 mil

REM_DIODE4_N and REM_DIODE4_P
routing Trace width and Spacing
use 10 / 10 mil

Thermal sensor for Mini Card
should be placed TOP Side under WWAN CARD

C459 Please Close to Guardian

Thermal sensor for VGA

C453 Please Close to Guardian

C451 Please Close to Guardian

Place near the bottom SODIMM CONN

Note :

$VSET = (T_p - 70) / 21$
 $3.3 * (R411 / R406 + R411) = (T_p - 70) / 21$
 Where $T_p = 70$ to 101 degrees C
 T_p set at 88 degrees C
 Guardian temp tolerance = ± 3 degrees C

Version B: 74.04001.A73

should be placed
BOT DIMM

pull up on SIO

C916, C459, C472 Please Close to Guardian


VGA THERMALTRIP

CPU THERMALTRIP


MCH THERMALTRIP

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

File
 Size A3 Document Number
 Date: Tuesday, November 06, 2007 Sheet 28 of 50
Thurman Discrete
FAN/EMC4001
 Rev -1




DEBUG PINS



SSID = 1394



600ohm 100MHz
200mA 0.5ohm DC



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Thurman Discrete
1394 R5C833

Size A3 Document Number 1394 R5C833 Rev -1
Date: Tuesday, November 06, 2007 Sheet 32 of 50




<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Size **A3** Document Number **CODEC STAC9228** Rev **-1**


Date: Thursday, November 22, 2007 Sheet 34 of 50




Speaker



LINE1 OUT




GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB


Signal inverter for speaker shutdown



AND Gate for HP Mute Function




LINE2 OUT



<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Thurman Discrete
Size A3 Document Number
AUDIO AMP
Date: Tuesday, November 06, 2007 Sheet 35 of 50



Board ID Straps

Table:

BID1	BID0	Board Rev.
0	0	ENG1(M00)
0	1	ENG2(X00)
1	0	ENG3(X01)
1	1	ENG4(X02)
0	0	RAMP(A00)


BID2:

- 0: Intel CPU + Intel Chipset
- 1: Intel CPU + ATI Chipset

SB: 70306




BID1	BID0	Board Rev.
0	0	ENG1 (M00)
0	1	ENG2 (X00)
1	0	ENG3 (X01)
1	1	ENG4 (X02)
0	0	RAMP (A00)

BID2:
0: Intel CPU + Intel Chipset
1: Intel CPU + ATI Chipset



```
VGA IDENTITY
1= Discrete
0=UMA
```

SPI



MEDID BD ID
0= CYPRESS
1=Synaptics

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Thurman Discrete






SIO ECE5011/SPI ROM


Date: Tuesday, November 06, 2007

Sheet 37 of 50

Re

RE



[illegible]

Battery LED

SE:70412




Amber


Blue

Blue

EveryLight:83.01220.170


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title	
Size A3		Document Number Thurman Discrete	
Date: Thursday, November 22, 2007		Rev -1	
Sheet 39 of 50		1	






Thermal Design = 35.2A
Peak Current [Ipeak] = 44A
OCP design = 1.2 * Ipeak

-4 Layout Change




8 VID[0..6] >> VID[0..6]



SB:70308





SB : 70301



SB : 70301







I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.45UH ETQP4LR45XFC/ 68.R4510.10A
O/P cap: 330U 2V EEFSX0D331XE/ 79.33719.20L
H/S: SI7392DP/ POWERPAK-8/ 16.5mOhm/ 4.5Vgs/ 84.07392.A37
L/S: SI7336ADP/ POWERPAK-8/ 4mOhm/ 4.5Vgs/ 84.07336.B37



<Variant Name>



Title		
Thurman Discrete		
Size	Document Number	Rev
A3	CPU Core-01	-1
Date:	Thursday, November 22, 2007	Sheet 43 of 50



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thurman Discrete

Size
A3

Document Number


CPU Core-02

Rev

-1


Date: Tuesday, November 06, 2007

Sheet 44 of 50




Vout=1V*(R1+R2)/R2

	GND	VREF2	FLUX1	V5FLY
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1,EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3,EN5	LDO OFF	not use	LDO ON	VREG3 ON



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thurman Discrete		
Size	Document Number	Rev
A3	DCDC 5V/3V	-1
Date:	Thursday, November 22, 2007	Sheet 45 of 50




$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out})/V_{in}))$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
 O/P cap: 220U 2V EEFSX0D221ER 9mOhm 3Arms Panasonic/ 79.22719.2PL
 H/S: FDS8884 S0-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS6690AS S0-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37

Design Current = 6.0A
 OCP design > 6.8A
 Included 1.25V LD0(3.02A)



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2)/R2$ --> PWM mode
 $V_{out} = 0.764V * (R1+R2)/R2$ --> Skip Mode


Design Current= 5.9A
 OCP design > 7.3A

<Variant Name>




Title		
Thurman Discrete		
Size	Document Number	Rev
A3	DCDC 1.5V/1.05V	-1
Date:	Thursday, November 22, 2007	Sheet 46 of 50

Design Current = 8.64A
 OCP design = 12.34A




$$V_{out} = 0.75V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
 O/P cap: 220U 4V 4TPE220MF 15mOhm 3.1Arms/ 77.22271.161
 H/S & L/S: FDS8884 S0-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS8896 S0-8/ 7.3mOhm/ 4.5Vgs/ 84.08896.037
 Ton = 200KOhm --> 330KHz




<Variant Name>










Design Current = 11A
 OCP design = 15A
 VGA_CORE = 1.0V



Will Change to NDS8425. 28mOhm/@2.7V

Design Current = 3.0A





SW3 - 34.43E25.001
SW9 - 34.49Q02.001
SW5 - 34.34T31.001 (only for UMA)
others-34.45T31.001

