

Enrico Caruso 14

Muxless/UMA Schematics Document

Sandy Bridge

Intel PCH

2011-04-07

REV : A00

DY : None Installed
UMA: UMA ONLY installed
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
DIS: MUXLESS solution installed.
Surge: For GO Rural config stuff.
GIGA: For GIGA LAN config stuff.
HDMI: For HDMI config stuff.
DIS_CRT: Pure DIS install

Block Diagram (Discrete/UMA co-lay)

##OnMainBoard

VRAM gDDR3 900MHz
1GB (128Mx16x4)
512MB (64Mx16x4)
88,89,90,91

gDDR3
900MHz

Seymour-XT S3

83,84,85,86,87

Intel CPU

Sandy Bridge

4,5,6,7,8,9,10

FDIx4x2

DMIx4
1GB/s

Intel
PCH
Cougar Point

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIe ports (8)
LPC I/F
ACPI 1.1

Azalia
CODEC
IDT 92HD87

29

Audio board

Internal Analog MIC

58

HP1

82

MIC IN

2CH SPEAKER

58

HDD

56

ODD

56

Flash ROM
4MB

60

KBC
NUVOTON
NPCE795BA0DX

27

Thermal
ENE P2800

28

Touch
PAD

69

Int.
KB

69

ENE P2793
Fan

28

DDRIII 1066/1333 Channel A

DDRIII 1066/1333 Channel B

DDRIII Slot 0
1066/1333

15

DDRIII Slot 1
1066/1333

14

PCIEx1

PCIEx1

PCIEx1
100MHz
2.5Gbps

USB 2.0
480Mbps

LPC Bus
33MHz

SATA
SATA
3Gbps

SPI

10/100/1000 LOM
Realtek RTL8111E (Giga LAN)
Realtek RTL8105E (10M/100M)

31

RJ45
CONN

59

Mini-Card
WLAN+BT3.0

802.11a/b/g

64

USB 2.0 x 1

USB 2.0 x 1

USB 2.0 x 1

USB 2.0 x 2

CAMERA

49

M/B
USB x1 (Left)

61

I/O board
USB x2 (Right)

82

Project code: 91.4IU01.001

PCB P/N : 48.4IU16.0SC

Revision : 10315-SC

SYSTEM DC/DC
APL5916 48

INPUTS OUTPUTS
DCBATOUT 0D85V_S0

CPU DC/DC
VT1316+1314 42~44

INPUTS OUTPUTS
DCBATOUT VCC_CORE

SYSTEM DC/DC
TPS51218 45

INPUTS OUTPUTS
DCBATOUT 1D05V_VTT

SYSTEM DC/DC
TPS51125 41

INPUTS OUTPUTS
DCBATOUT 5V AUX_S5
3D3V AUX_S5
5V_S5
3D3V_S5
15V_S5

SYSTEM DC/DC
TPS51216R 46

INPUTS OUTPUTS
DCBATOUT 1D5V_S3
0D75V_S0
DDR_VREF_S3

GFX DC/DC
VT1316+1317 44

INPUTS OUTPUTS
DCBATOUT VCC_GFXCORE

VGA
RT8208B 92

INPUTS OUTPUTS
DCBATOUT VGA_CORE

TI CHARGER
BQ24707 40

INPUTS OUTPUTS
+DC_IN_S5
+PBATT DCBATOUT

SYSTEM DC/DC
APW7153B 47

INPUTS OUTPUTS
3D3V_S5 1D8V_S0

SYSTEM DC/DC
G9731 93

INPUTS OUTPUTS
1D5V_S3 1V_VGA_S0
3D3V_S0 1D8V_VGA_S0

Switches

INPUTS OUTPUTS
1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

PCB LAYER

L1:Top L4:Signal
L2:GND L5:VCC
L3:Signal L6:Bottom

<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Block Diagram

Size A3 Document Number Enrico Caruso 14 Rev A00

Date: Wednesday, April 13, 2011 Sheet 2 of 105

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.

NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k pull-Up resistor on the motherboard.


Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



NOTE.
If PEG is not implemented, the RX&TX pairs can be left as No Connect
PEG Static Lane Reversal



SANDY BRIDGE
62.10055.421
2nd = 62.10040.771

SSID = CPU⁵




1


Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor. power (~15 mW) may be
wasted.




SSID = CPU




SSID = CPU





20 mils



SANDY SKT-BGA989C470395-1H180
62.10055.421
2nd = 62.10040.771



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed



PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xRESETB de assertion
	0: PEG Wait for BIOS for training



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (RESERVED)			
Size A3	Document Number		Rev
	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 7 of	105


SSID = CPU

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

PROCESSOR CORE POWER

53A

11/15 change Caps to 78.22610.51L



VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity

11/4 add Caps to 28 location as vendor recommend.

X01-0127 Stuff C812, C822, C831, C834 for VCC core noise issue.

X01-0217 Stuff C801=22uF change C817 to 22uF

VCC_CORE

AG35 VCC
 AG34 VCC
 AG33 VCC
 AG32 VCC
 AG31 VCC
 AG30 VCC
 AG29 VCC
 AG28 VCC
 AG27 VCC
 AG26 VCC
 AG25 VCC
 AG24 VCC
 AG23 VCC
 AG22 VCC
 AG21 VCC
 AG20 VCC
 AG19 VCC
 AG18 VCC
 AG17 VCC
 AG16 VCC
 AG15 VCC
 AG14 VCC
 AG13 VCC
 AG12 VCC
 AG11 VCC
 AG10 VCC
 AG09 VCC
 AG08 VCC
 AG07 VCC
 AG06 VCC
 AG05 VCC
 AG04 VCC
 AG03 VCC
 AG02 VCC
 AG01 VCC
 AG00 VCC
 AF35 VCC
 AF34 VCC
 AF33 VCC
 AF32 VCC
 AF31 VCC
 AF30 VCC
 AF29 VCC
 AF28 VCC
 AF27 VCC
 AF26 VCC
 AF25 VCC
 AF24 VCC
 AF23 VCC
 AF22 VCC
 AF21 VCC
 AF20 VCC
 AF19 VCC
 AF18 VCC
 AF17 VCC
 AF16 VCC
 AF15 VCC
 AF14 VCC
 AF13 VCC
 AF12 VCC
 AF11 VCC
 AF10 VCC
 AF09 VCC
 AF08 VCC
 AF07 VCC
 AF06 VCC
 AF05 VCC
 AF04 VCC
 AF03 VCC
 AF02 VCC
 AF01 VCC
 AF00 VCC
 AD35 VCC
 AD34 VCC
 AD33 VCC
 AD32 VCC
 AD31 VCC
 AD30 VCC
 AD29 VCC
 AD28 VCC
 AD27 VCC
 AD26 VCC
 AD25 VCC
 AD24 VCC
 AD23 VCC
 AD22 VCC
 AD21 VCC
 AD20 VCC
 AD19 VCC
 AD18 VCC
 AD17 VCC
 AD16 VCC
 AD15 VCC
 AD14 VCC
 AD13 VCC
 AD12 VCC
 AD11 VCC
 AD10 VCC
 AD09 VCC
 AD08 VCC
 AD07 VCC
 AD06 VCC
 AD05 VCC
 AD04 VCC
 AD03 VCC
 AD02 VCC
 AD01 VCC
 AD00 VCC
 AC35 VCC
 AC34 VCC
 AC33 VCC
 AC32 VCC
 AC31 VCC
 AC30 VCC
 AC29 VCC
 AC28 VCC
 AC27 VCC
 AC26 VCC
 AC25 VCC
 AC24 VCC
 AC23 VCC
 AC22 VCC
 AC21 VCC
 AC20 VCC
 AC19 VCC
 AC18 VCC
 AC17 VCC
 AC16 VCC
 AC15 VCC
 AC14 VCC
 AC13 VCC
 AC12 VCC
 AC11 VCC
 AC10 VCC
 AC09 VCC
 AC08 VCC
 AC07 VCC
 AC06 VCC
 AC05 VCC
 AC04 VCC
 AC03 VCC
 AC02 VCC
 AC01 VCC
 AC00 VCC
 AA35 VCC
 AA34 VCC
 AA33 VCC
 AA32 VCC
 AA31 VCC
 AA30 VCC
 AA29 VCC
 AA28 VCC
 AA27 VCC
 AA26 VCC
 AA25 VCC
 AA24 VCC
 AA23 VCC
 AA22 VCC
 AA21 VCC
 AA20 VCC
 AA19 VCC
 AA18 VCC
 AA17 VCC
 AA16 VCC
 AA15 VCC
 AA14 VCC
 AA13 VCC
 AA12 VCC
 AA11 VCC
 AA10 VCC
 AA09 VCC
 AA08 VCC
 AA07 VCC
 AA06 VCC
 AA05 VCC
 AA04 VCC
 AA03 VCC
 AA02 VCC
 AA01 VCC
 AA00 VCC
 Y35 VCC
 Y34 VCC
 Y33 VCC
 Y32 VCC
 Y31 VCC
 Y30 VCC
 Y29 VCC
 Y28 VCC
 Y27 VCC
 Y26 VCC
 Y25 VCC
 Y24 VCC
 Y23 VCC
 Y22 VCC
 Y21 VCC
 Y20 VCC
 Y19 VCC
 Y18 VCC
 Y17 VCC
 Y16 VCC
 Y15 VCC
 Y14 VCC
 Y13 VCC
 Y12 VCC
 Y11 VCC
 Y10 VCC
 Y09 VCC
 Y08 VCC
 Y07 VCC
 Y06 VCC
 Y05 VCC
 Y04 VCC
 Y03 VCC
 Y02 VCC
 Y01 VCC
 Y00 VCC
 V29 VCC
 V28 VCC
 V27 VCC
 V26 VCC
 V25 VCC
 V24 VCC
 V23 VCC
 V22 VCC
 V21 VCC
 V20 VCC
 V19 VCC
 V18 VCC
 V17 VCC
 V16 VCC
 V15 VCC
 V14 VCC
 V13 VCC
 V12 VCC
 V11 VCC
 V10 VCC
 V09 VCC
 V08 VCC
 V07 VCC
 V06 VCC
 V05 VCC
 V04 VCC
 V03 VCC
 V02 VCC
 V01 VCC
 V00 VCC
 U35 VCC
 U34 VCC
 U33 VCC
 U32 VCC
 U31 VCC
 U30 VCC
 U29 VCC
 U28 VCC
 U27 VCC
 U26 VCC
 U25 VCC
 U24 VCC
 U23 VCC
 U22 VCC
 U21 VCC
 U20 VCC
 U19 VCC
 U18 VCC
 U17 VCC
 U16 VCC
 U15 VCC
 U14 VCC
 U13 VCC
 U12 VCC
 U11 VCC
 U10 VCC
 U09 VCC
 U08 VCC
 U07 VCC
 U06 VCC
 U05 VCC
 U04 VCC
 U03 VCC
 U02 VCC
 U01 VCC
 U00 VCC
 R35 VCC
 R34 VCC
 R33 VCC
 R32 VCC
 R31 VCC
 R30 VCC
 R29 VCC
 R28 VCC
 R27 VCC
 R26 VCC
 R25 VCC
 R24 VCC
 R23 VCC
 R22 VCC
 R21 VCC
 R20 VCC
 R19 VCC
 R18 VCC
 R17 VCC
 R16 VCC
 R15 VCC
 R14 VCC
 R13 VCC
 R12 VCC
 R11 VCC
 R10 VCC
 R09 VCC
 R08 VCC
 R07 VCC
 R06 VCC
 R05 VCC
 R04 VCC
 R03 VCC
 R02 VCC
 R01 VCC
 R00 VCC
 P35 VCC
 P34 VCC
 P33 VCC
 P32 VCC
 P31 VCC
 P30 VCC
 P29 VCC
 P28 VCC
 P27 VCC
 P26 VCC
 P25 VCC
 P24 VCC
 P23 VCC
 P22 VCC
 P21 VCC
 P20 VCC
 P19 VCC
 P18 VCC
 P17 VCC
 P16 VCC
 P15 VCC
 P14 VCC
 P13 VCC
 P12 VCC
 P11 VCC
 P10 VCC
 P09 VCC
 P08 VCC
 P07 VCC
 P06 VCC
 P05 VCC
 P04 VCC
 P03 VCC
 P02 VCC
 P01 VCC
 P00 VCC
 CPU1F

POWER

SANDY

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

CPU1


SANDY

62.10055.421
 280 = 62.10040.771

<http://motherboard-schematic.blogspot.com/>



VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top

12/28 Yellow mark for OPI change



11/16 follow DN13 to meet schematic check list

These resistors need to close to power IC
 11/17 change part reference R807 to R805



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC_CORE)		
Size	Document Number		Rev		
Custom			Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet	8	of	105


SSID = CPU

VAXG Output Decoupling Recommendation:
 2 x 470 uF at Bottom Socket Edge
 2 x 22 uF at Top Socket Cavity
 4 x 22 uF at Top Socket Edge
 2 x 22 uF at Bottom Socket Cavity
 4 x 22 uF at Bottom Socket Edge


VCC_GFXCORE

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

PROCESSOR VAXG: 33A




12/28 Yellow mark for OPI



Disabling Guidelines for External Graphics Designs:
 Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
 Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed

1D8V_S0

PROCESSOR VCCPLL: 1.2A



VCCPLL Output Decoupling Recommendation:
 1 x 330 uF
 2 x 1 uF
 1 x 10 uF

POWER

CPU1G

7 OF 9

SANDY

SENSE LINES

VREF

GRAPHICS

DDR3 -1.5V RAILS

SA RAIL

1.8V RAIL

CPU1

SANDY

62.10055.421
2nd = 62.10040.771

VAXG_SENSE
VSSAXG_SENSE

AK35
AK34

VCC_AXG_SENSE 42
VSS_AXG_SENSE 42


Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V_SM_VREF_CNT should have 10 mil trace width

+V SM VREF CNT <<< +V_SM_VREF_CNT 37

Routing Guideline:
 Power from DDR VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

PROCESSOR VDDQ: 10A




12/28 Yellow mark for OPI

79.38719.201
2nd = 77.C3371.13L

VDDQ Output Decoupling Recommendation:
 1 x 330 uF
 6 x 10 uF

PROCESSOR VCCSA: 6A



VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge

11/16 Follow Annie team's schematic by power solution

VCCSA_SENSE

FC_C22
VCCSA_VID1

C22
C24

H FC C22
VCCSA_SEL 48





11/ 17 dummy RN901

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (VCC GFXCORE)			
Size A3	Document Number	Rev A00	
Date: Wednesday, April 13, 2011		Sheet 9 of 105	

SSID = CPU



DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (VSS)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 10 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 11 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 12 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3



Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 13 of 105

SSID = MEMORY



X02-0303 change 0R to short pad




M_B_DIM0_ODT0
M_B_DIM0_ODT1
M_VREF_CA_DIMM1
M_VREF_DQ_DIMM1
15,37 DDR3_DRAMRST#







6 M_B_DIM0_ODT0
6 M_B_DIM0_ODT1

M_VREF_CA_DIMM1
M_VREF_DQ_DIMM1

15,37 DDR3_DRAMRST#



H = 5.2mm
DDR3-204P-135-GP
62.10024.E21



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA4
SO-DIMMA TS Address is 0x34

Thermal EVENT

SODIMM A DECOUPLING

Layout Note:
Place these Caps near
SO-DIMMA.

12/28 Yellow mark for OPI change

12/3 Change DM2 to 62.10024.E21
12/9 Change DM2 to 62.10017.K01
12/21 Change DM2 to 62.10017.P61
12/22 Change DM2 to 62.10024.E21

DN15ATI Whistler

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size Custom

Document Number

Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev

A00


Sheet 14 of 105

SSID = MEMORY

11/ 17 Change SDBus address note

Note:
SO-DIMMB SPD Address is 0xA0
SO-DIMMB TS Address is 0x30

SO-DIMMB is placed farther from the Processor than SO-DIMMA



- 12/7 Change DM1 to 62.10024.D51
- 12/9 Change DM1 to 62.10017.K11
- 12/17 Change DM1 to 62.10017.N11
- 12/21 Change DM1 to 62.10017.Q41
- 12/22 Change DM1 to 62.10024.D91
- 12/22 Change DM1 to 62.10024.D51

Note:
The symbol DM1 is change value and FN only.

DN15ATI Whistler



Title			DDR3-SODIMM1	
Size	Document Number	Rev		
Custom		Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet	15	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00


Sheet 16 of 105

Reserved




SSID = PCH






12/2 Net swap for layout



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default






BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



12/1 Swap net for layout

11/11 change to RN1802 to meet schematic check result.



USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC8#	Port 8, Port 9
OC1#	Port 2, Port 3	OC9#	Port 10, Port 11
OC2#	Port 4, Port 5	OC10#	Port 12, Port 13
OC3#	Port 6, Port 7	OC11#	Not Used

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PCI/USB/NVRAM)

Size A3

Document Number

Enrico Caruso 14







Rev

A00








Date: Wednesday, April 13, 2011

Sheet 18 of 105


SSID = PCH



11/1 Add EC2002~EC2007 for EMI request



11/29 change X2001 to 82.30020.D41
X01-0217 change C2008 , C2007 to 15pF



<Core Design>






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (PCI-E/SMBUS/CLOCK/CL)		
Size A3	Document Number				Rev
	Enrico Caruso 14				A00
Date:	Wednesday, April 13, 2011		Sheet	20 of	105



Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2
if more than 2 PCI clocks + PCI loopback are routed.

11/18 Del VGA 27M and change to TP2007


SSID = PCH



11/2 Merge R2122 into Q2101





Notes:
ME_UNLOCK (HDA_SDO) connect to EC.
Make sure EC drive this pin "low" all the time.



11/ 17 change R2111 from 33ohm to 0ohm and change to ER2111

HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.





12/6 Separate RN2103 to
R2125 and R2126

11/11Remove RN2104 and FP DET#


SSID = PCH

Note:
For PCH debug with XDP, need to DUMMY R2218




GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.

11/11 Remove R2220 for GPIO48 set to GPO



11/11 Remove DBC EN
X01-0211 swap DGPU_HPD_INTR#, EC_SMI# for layout.

12/1 Add R2224 pull high



11/15 Remove Rn2204

11/ 17 Dummy R2201 because GPIO15 internal PH

X02-0303 change 0R to short pad

56 SATA_ODD_PRSENT#

86,92,93 DGPU_PWROK

TPAD14-GP TP2210

TPAD14-GP TP2212

TPAD14-GP TP2203

TPAD14-GP TP2213

TPAD14-GP TP2214

TPAD14-GP TP2206

TPAD14-GP TP2207

TPAD14-GP TP2208

TPAD14-GP TP2209

TPAD14-GP TP2210

TPAD14-GP TP2211

TPAD14-GP TP2212

TPAD14-GP TP2213

TPAD14-GP TP2214

TPAD14-GP TP2215

TPAD14-GP TP2216

TPAD14-GP TP2217

TPAD14-GP TP2218

TPAD14-GP TP2219

TPAD14-GP TP2220

TPAD14-GP TP2221

TPAD14-GP TP2222

TPAD14-GP TP2223

TPAD14-GP TP2224

TPAD14-GP TP2225

TPAD14-GP TP2226

TPAD14-GP TP2227

TPAD14-GP TP2228

TPAD14-GP TP2229

TPAD14-GP TP2230

TPAD14-GP TP2231

TPAD14-GP TP2232

TPAD14-GP TP2233

TPAD14-GP TP2234

TPAD14-GP TP2235

TPAD14-GP TP2236

TPAD14-GP TP2237

TPAD14-GP TP2238

TPAD14-GP TP2239

TPAD14-GP TP2240

TPAD14-GP TP2241

TPAD14-GP TP2242

TPAD14-GP TP2243

TPAD14-GP TP2244

TPAD14-GP TP2245

TPAD14-GP TP2246

TPAD14-GP TP2247

TPAD14-GP TP2248

TPAD14-GP TP2249


TPAD14-GP TP2250

TPAD14-GP TP2251

TPAD14-GP TP2252

TPAD14-GP TP2253

TPAD14-GP TP2254



NCTF TEST PIN:
A4, A44, A45, A46, A47, B47, B48, B49, B50, B51, B52, B53, B54, B55, B56, C2, C48
C49, B56, B57, B58, B59, B60, B61, B62, B63, B64, B65, B66, B67, B68, B69, B70, B71, B72, B73, B74, B75, B76, B77, B78, B79, B80, B81, B82, B83, B84, B85, B86, B87, B88, B89, B90, B91, B92, B93, B94, B95, B96, B97, B98, B99, B100

P/N: ND27V

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet: 22 of 105

SSID = PCH 6A

11/ 17 Add R2301 but dummy it
and change L2301 source to 3D3V_DAC_S0

Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLb	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06


Refer to NPCE795 shared SPI flash architecture

(**) - When the control signal is low,
the switch is "on".

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (POWER1)	
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 23 of 105




11/3 Add LDO for CRT DAC
power

11/ 17change U2301 Vout power rail and stuff the circuit



http://laptop-motherboard-schematic.blogspot.com/

SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLL	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06



11/ 17 Change R2409 from close gap to 0ohm

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (POWER2)			
Size A3	Document Number	Rev	
	Enrico Caruso 14	A00	
Date:	Wednesday, April 13, 2011	Sheet	24 of 105

SSID = PCH



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)	
Size	Document Number	Enrico Caruso 14		Rev
A3				A00
Date:	Wednesday, April 13, 2011	Sheet	25	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011


Sheet 26 of 105




SSID = KBC







11/17 change R2702 from close gap to 0ohm
X02-0303 change 0R to short pad




11/22 Add RTC_AUX_S5 to KBC GPIO72
X01-0127 Del R2757 to follow standard 10mw circuit




11/17 add R2774 pull high for LID_CLOSE#







11/17 change R2724 to meet X00 PCB ver
X01-0210 change R2744 to meet X01 PCB ver
X02-0314 change R2724 to meet X02 PCB ver




11/22 change WLAN LED control to KBC




12/10 Add R2762 and dummy R2732, Q2702






11/17 change R2724 to meet X00 PCB ver
X01-0210 change R2744 to meet X01 PCB ver
X02-0314 change R2724 to meet X02 PCB ver



11/22 change WLAN LED control to KBC




12/10 Add R2762 and dummy R2732, Q2702




PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V




NOTES:
The NPCE795P GPIO/PWM outputs that are connected to LEDs have high drive buffers (20mA) and can be connected directly to the LEDs.



11/2 Add MODEL_ID_DET pin for Vostro & Inspiron select




11/16 Add R2776 for avoid kbc code error




MODEL_ID_DET(GPIO07)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
Reserved	100.0K	10.0K(64.10025.6DL1)	3.0V
Reserved	100.0K	20.0K(64.30025.6DL1)	2.75V
DV15_UMA with HDMI	100.0K	33.0K	2.48V
DV15_UMA without HDMI	100.0K	47.0K(64.47025.6DL1)	2.24V
DV14_UMA with HDMI	100.0K	64.9K(64.4925.6DL1)	2.0V
DV14_UMA without HDMI	100.0K	76.8K(64.76825.6DL1)	1.87V
DV14_OSD(13M) with HDMI	100.0K	100.0K(64.10035.6DL1)	1.65V
DV14_OSD(13M) without HDMI	100.0K	143.0K(64.14335.1.0L1)	1.358V
DV14_OSD(1G) with HDMI	100.0K	174.0K(74.17435.6DL1)	1.204V
DV14_OSD(1G) without HDMI	100.0K	215.0K(64.21535.6DL1)	1.048V

Notes:
The total SPI interface signal between EC and PCH can't exceed 6500mil. The mismatch between SPI signal must be within 500mil








11/16 Add R2776 for avoid kbc code error



11/17 DY D2705 to meet DN13 result



ROSA Multi GPIO setting



NOTES:
Please make sure there's no pull-down resistor on USB_PWR_EN#,AC_PRESENT,ES1_TXD.

http://laptop-motherboard-schematic.blogspot.com/

Wistron Corporation
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.

File

Size

Document Number

date

KBC NuvoTon NPCE795

Enrico Caruso 14

Wednesday, April 13, 2011

Rev

Sheet

of

A00

27

106


SSID = Thermal

Thermal sensor P2800

Option 1: OTZ=95°C → ADJ=3.3V


Option 2: OTZ=85°C → ADJ=Floating

Option 3: OTZ=90°C → ADJ=GND




12/14 dummy R2803, R2804 and C2805

Very Close to CPU1




Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.



2.System Sensor, Put on palm rest




	Pin-1	Definition
P2793A	/FON	Low(<0.4V): VOUT =Vin and the fan is fully-on High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm
P2793B	EN	Low(<0.4): IC is shutdown. High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm

Fan controller P2793



Very close to CPU1


12/15 Remove 3rd source



VGA Thermal sensor P2800


85 P2800_VGA_DXP >>> P2800 VGA DXP
Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.

85 P2800_VGA_DNX >>> P2800 VGA DNX




X02-0311 Add R2816& R2817 to
option VGA_THERM
and DY the circuit

11/18 remove R2817, R2818, C2816
and NC U2804 OTZ pin



EMI/ESD




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal P2800/Fan Controller P2793**
Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**
Date: Wednesday, April 13, 2011 Sheet 28 of 105

SSID = AUDIO



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 30 of 105


LAN CHIP

11/18 change L3101 to slime type


60 mils




40 mils



X02-0303 change 0R to short pad




X02-0311 add circuit to prevent leakage.
X02-0314 SWAP net



11/19 add R3131 for KBC code test



A00-0320
Change R3118 for LOM power sequence

X01-0211 add C3122 for soft-sart





main: 84.00102.031
2nd: 84.03403.031

11/29 change X3101 to 82.30020.D41
X01-0217 change C3102, C3103 to 15pF



11/2 change LAN_REQ# circuit to prevent leakage.
X02-0302 Dummy PCIE_CLK LAN_REQ# circuit




DN15ATI Whistler



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 31 of 105

SSID = SDIO



11/1 Add R3210, C3210 for EMI



X02-0311 stuff TR3201 and change symbol to 68.00201.141
A00-0324 change TR6102 to TR3201
A00-0406 remove R3206, R3207 PAD

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: Card Reader-RTS5138	
Size A3	Document Number	Rev A00	
Date: Wednesday, April 13, 2011		Sheet	32 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 33 of 105E

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 34 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3



Document Number
Enrico Caruso 14

Rev
A00


Date: Wednesday, April 13, 2011Sheet 35 of 105

SSID = Reset.Suspend

20101206 X02:
Add Q3603 for RTC power sequence.



ROSA Run Power




1.5V_RUN for VGA Consumption
Peak current 7.39A

+1.5V_RUN_CPU Consumption
Peak current 3A



+1.5V_RUN for Mini-Card Consumption
Peak current 1A

<Core Design>


Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55 200mV and the edge must be monotonic

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
S3 Reduction Circuit		
Size A3	Document Number	Rev A00
Date: Wednesday, April 13, 2011	Sheet 37 of 105	Enrico Caruso 14

DCin CONN




SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin

Placement: Close to Batt Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 39 of 105

SSID = Charger

X01-0217 change PU4002, PU4003 to 84.04407.G37

EE need pull high and net name

0802 Rename H_PROCHOT#

27,42 H_PROCHOT#

PWR_CHG_CMPIN

A00-0412 dummy PR4037

A00-0412 stuff PQ4005

PR4029 54K9R2F-L-GP

A00-0412 Change PR4029 to 54.9K

PR4023 19K9R2F-L-GP

PR4004 2N7002K-2-GP

CHG_AGN

AD_IA_HW 27

PWR_CHG_CMPIN

PR4027 19K9R2F-L-GP

PWR_CHG_CMPIN_R

A00-0412 Change PR4027 to 19.6K

PR4003 2N7002K-2-GP

CHG_AGN

AD_IA_HW2 27

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

CHG_AGN

ROSA

Adapter Type	PR4023
65W	24K
90W	33.2K
130W	59K

EC code only BQ24707

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1

PR4034 can dummy if you use external 10mW

X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707

<http://laptop-motherboard-schematic.blogspot.com/>

Charger Current=1.4~3.6A

X01-0217 change PU4001, PU4004 to 84.04496.037


Add net name 11/10

<Core Design>



CHARGER BQ24707		
Size	Document Number	Rev
Custom	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 40 of	105

SSID = PWR.Plane.Regulator_3p3v5v



I/P cap: 10V 25V K0805 X5R/ 78.10622.51L
 Inductor: 2.2uH PCMC0637-2R2MN Cynotec 18mohm/20mohm Isat =10Arms 68.2R210.20B
 O/P cap: 330uF 6.3V M6.3*5.7 15mohm 3.16Arms Matsuki/77.53371.04L
 H/S: S18412DN / 24mohm/30mohm@4.5Vgs / 84.00412.037
 L/S: S17716ADN / 13.5mohm/16.5mohm@4.5Vgs / 84.07716.037

I/P cap: 10V 25V K0805 X5R/ 78.10622.51L
 Inductor: 1.50uH PCMC1047-1R5 Cynotec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
 O/P cap: 220uF 6.3V PEI10J227M 25mohm 2.236Arms NEC PCB1N/77.C2271.00L
 H/S, L/S: FDMS3604S / 7.5mohm/9.8mohm@4.5Vgs, 2.6mohm/3.2mohm@4.5Vgs / 84.03604.037

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only


EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

TPS51125:


TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

TPS205B:

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz



SSID = CPU.Regulator




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VT1316+1314 CPU CORE(1/3)	
Size	Document Number	Rev		
A3	Enrico Caruso 14	A00		
Date:	Wednesday, April 13, 2011	Sheet	42	of 105

X01-0217 change PR4202, PR4213, PR4230
PR4247 to 7.5K(F)



SSID = PWR.Plane.Regulator 1p5v0p75v



I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.08uH PCMC104T-R68MN Cyntec 2.4mohm/2.7mohm Isat =39Arms 68.R6810.20G
O/P cap: 2202UV EEFC00D221R 15mOhm 2.7Arm/ Panasonic/79.22719.20L
H/S,L/S: FDMS3604S / 7.5mhm/9.8mOhm@4.5Vgs, 2.6mhm/3.2mOhm@4.5Vgs/ 84.03604.037



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51216 +1.5V SUSSize
A3

	Document Number
--	-----------------


Enrico Caruso 14

Date _____



Wednesday, April 13, 2011

Sheet 46 of 105



APL5916 for VCCSA


$$V_{out} = 0.8 * (1 + R1/R2)$$

SSID = VIDEO




Close to LVDS connector



For EMI request

SSID = Inverter


INVERTER POWER



SSID = VIDEO

LCD POWER

11/15 change LCDVDD source from S0 to S5



12/9 BOM merge

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LCD Connector			
Size A3	Document Number Enrico Caruso 14	Rev A00	
Date: Wednesday, April 13, 2011	Sheet 49	of 105	


SSID = VIDEO

11/3 Add RN5010 for CRT SMBus
X02-0303 change 0R to short pad

11/ 17 Add RN5012 for SMBus pull high
X01: change RN5012 from 0R to 2.2KR




5V Tolerance




Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.





Hsync & Vsync level shift




X01-0208 change R5002, R5003 to 33R

<http://laptop-motherboard-schematic.blogspot.com/>




AFTP501	1	5V CRT_S0
AFTP502	1	DDC_DATA_CON
AFTP503	1	DDC_CLK_CON
AFTP504	1	CRT_R
AFTP505	1	CRT_G
AFTP506	1	CRT_B
AFTP507	1	JVGVS
AFTP508	1	JVGHS



11/29 change CRT1 to 20.20927.015



11/18 change Fuse for CRT and HDMI share



11/15 remove F5501 base on brazos result.
11/ 17 Remove R5001



CLOSE TO TRANSFORMER

DN15ATI Whistler

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet: 50 of 105




SSID = VIDEO

HDMI Level Shifter & CONNECTOR


HDMI CONN



A00-0407 remove TR5101, TR5102, TR5103, TR5104 PAD and remove 0R PAD.



HDMI DISCRETE/ UMA Co-lay




11/16 Del RN5112~5115 for no need to reserve for VGA

11/18 change RN5117 BOM control property to HDMI

17_PCH_HDMI_CLK
17_PCH_HDMI_DATA

X02-0303 change 0R to short pad



Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: HDMI Level Shifter/Connector			
Size: A3	Document Number: Enrico Caruso 14	Rev: A00	
Date: Wednesday, April 13, 2011	Sheet: 51	of 105	

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 52 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 53 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 54 of 105

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP/Fan Connector

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011


Sheet 55 of 105

SSID = SATA


SATA HDD Connector

11/10 Change HDD1 CONN to 62.10065.031


12/22 Change HDD1 CONN to 62.10065.H71




Close to HDD1




ODD Connector




12/21 ODD1 to 22.10300.201




When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SUPPORT ZERO SATA ODD



A00-0408 Add R5606 to pull high 3.3V_S0
Change pull high to 3.3V_S0



Current limit
Active High
typ =>2A

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

SSID = ESATA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


ESATA

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 57 of 105
---------------------------------	-----------------

SSID = AUDIO

Speaker Connector




11/10 remove MIC1



11/26 reserve MIC2

12/7 change MIC2 to 20.F1050.002



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SPEAKER CONN

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011




Sheet 58 of 105

SSID = LOM


LAN TransFormer

Giga Main: 68.IH601.301
Giga 2nd: 68.05009.30A


10/100 Main: 68.HH035.301
10/100 Main: 68.01284.30A



12/6 change resistor package.



RJ45



11/29 change RJ45 to 22.10277.D01

DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH


11/18 Merge R6003, R6004, R6005 to RN6001

12/6 swap net for layout
X01-0211 swap CS#, WP# for layout

X01: modify CS#, WP#

21.27 SPI_CS0#_R
21.27 SPI_SO_R

11/18 reserve R6002 for WP# and change
change DO pin pull down to capacity




Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12G
3	72.25032.D01	SST	SST25VF032B-80-4I-S2AF
4	72.25P32.C01	Numonyx	M25PX32-VMW6F




Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil

PCH and EC length less than 6.5 inch



SSID = RBATT







VccRTC is now connected to VccDSW3_3 through the Schottky diode instead of the 3.3V Sus well.

<Core Design>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Flash/RTC		
Size	Document Number	Rev	
A3	Enrico Caruso 14	A00	
Date:	Wednesday, April 13, 2011	Sheet	60 of 105

SSID = USB



11/1 Stuff TR6101 for EMI



DN15ATI Whistler

DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB Power SW**

Size: Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 61 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date:	Wednesday, April 13, 2011	Sheet	62	of	105
-------	---------------------------	-------	----	----	-----

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A3

Document Number

Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 63 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 64 of 105
---------------------------------	-----------------

SSID = Wireless

Mini Card Connector(802.11a/b/g)



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 66 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00


Sheet 67 of 105

FRONT POWER LED




SATA HDD LED (White)

Need change to LOW active from KBC GPIO




Battery LED2 (WHITE_LED)


11/16 Del RN6801 to follow DV15 AMD




Battery LED1 (AMBER_LED)




Wireless LED



Power button




SSID = KBC





11/26 change KB1 to 20.K0597.030
12/8 Change KB1 to 20.K0565.030

X02-0309 change AFTP to follow DV14 AMD



12/8 Add Cap LED control circuit


CAP LED CONTROL



SSID = Touch.Pad

X01-0216 Modify pin define error

TouchPad Connector



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**
Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**
Date: Wednesday, April 13, 2011 Sheet: 69 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Hall Sensor

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 70 of 105



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug connector

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 71 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 72 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3



Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 73 of 105

SSID = SDIO




0810 Vendor Recommend

XD_ALE/SD_D7/MS_D3
XD_D1/SD_D5/MS_D0
XD_CLE/SD_D0/MS_D7
XD_CE#/SD_D1
XD_D5/SD_D2/MS_D5
XD_D4/SD_D3/MS_D1
XD_D2/SD_CMD
XD_D0/SD_CLK/MS_D2_R
XD_WE#/SD_CD#
XD_RDY/SD_WP/MS_CLK

For EMI

11/18 Dummy EC7401, EC7403
11/20 vendor recommend to reserve 5P
X01-0216 stuff EC7401~EC7410 for EMI



For EMI

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SD/XD/MS/MMC Card CONN		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 74 of 105

SSID = ExpressCard

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Express Card
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 75 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 76 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 77 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 78 of 105

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 79 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 80 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00


Sheet 81 of 105

11/1 Stuff TR8201, TR8202 for EMI




A00-0406 remove R8201, R8202, R8203, R8204 pad
A00-0320 Change TR8201, TR8202 to 120ohm.
A00-0408 Swap net for layout


12/6 swap net for layout



11/1 Add EC2901~EC2904 for EMI request



IOBD1 is for USB board




11/10 modify B2B CONN and pin define

X01-0214 add AFTP8201~8210

X02-0309 Del AFTP8201~8210

IOBD2 is for Audio board




12/10 Change pin defien for audio board routing smooth.

12/14 Change IOBD2 to 20.K0429.016 and change pin define.

X02-0309 Del AFTP8201~8210

<Core Design>

SSID = VIDEO




PCI EXPRESS INTERFACE

VGA1


P/N: FJPPJ

11/18 Del R8322 and dummy R8324, U8301, U8302

X02-0311 Change R8316, R8331 to short pad



CONFIGURATION STRAPS				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing		X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled		X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.		0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.		?	0
GPIO8_ROMSO	GPIO8	RESERVED		0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller		0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size		X X X	0 0 1 (2.56MB)
GPIO21_BB_EN	GPIO21	RESERVED		0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device		X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.		X	0
RSVD	H2SYNC	RESERVED		0	0
RSVD	GENERICC	RESERVED		0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI		X	1
AUD[0]	VSYSN			X	1



Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.


File: **GPU PCIE/STRAPPING(1/5)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 83 of 105


SSID = VIDEO

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)


	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R



**This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF

Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except R_MEM_2




For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).

P/N: FJPPJP

VGA1

MEMORY INTERFACE



11/16 change part reference to R8441 and stuff
11/18 move R8441 before R8440

2010/07/06
Schematics check list:
A pull-down resistor is required.

DN15AT1 Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.


Title: **GPU Memory(2/5)**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet: 84 of 105

SSID = VIDEO

12/28 Yellow mark for OPI change



P/N: FJPJP

2010/06/17_1

Rds(on) = low
VGS=0.7-1.5V

AO4468 MAX 3.1A
Rds(on) = 101-155mOhm
VGS=+-12V

2010/07/08

1D5V_VGA_PWOK

11/18 dummy 1D5V_VGA_PWOK circuit

X02-0302 Add R8605, R8609 PU 5V For lower Rds(on)

X01: modify to DGPU_PWOK

Change polarity, switch pin D and pin S 9/6

Non-BACO= HIGH
BACO = LOW

	PX_EN	8209A_EN/DEM_VGA	1D5V_VGA_PWOK_R	PX_EN#	PX_EN#
Non-BACO	0	1	1	0	1
BACO	1	0	0	1	0

PX_EN# = High, BIF_VDDC = 1V_VGA_S0
PX_EN# = High, BIF_VDDC = VGA_CORE


12/16 dummy U8605 and stuff R8601 to follow standard schematic.

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Title: **GPU POWER(4/5)**
Size: A2 Document Number: **Enrico Caruso 14**
Date: Wednesday, April 13, 2011 10:50:50 AM of 100

SSID = VIDEO





Vendor suggest
09/23

LVDS mode (1.8V@440mA DPEF_VDD18)
DP mode (1.8V@300mA DPEF_VDD18)




2010/07/09 N11 and N12: in Seymour is NC




P/N: FJPJP

Vendor suggest
9/23



11/18 Del R8709, C8710,C8711

Vendor suggest
09/23



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU DPPWR/GND(5/5)Size
A3

Document Number


Enrico Caruso 14

A00




Date: Wednesday, April 13, 2011

Sheet 87 of 105

SSID = VIDEO



X01-0211 change VRAM symbol for layout (larger package)



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
--------------	--

GPU-VRAM1,2 (1/4)

Size

Document Number

Enrico Caruso 14

A00

Date:

Wednesday, April 13,

Sheet

38

05

SSID = VIDEO

Simulation 10/07



12/28 Yellow mark for OPI change

Simulation 10/07

Simulation 10/07

12/28 Yellow mark for OPI change

X01-0211 change VRAM symbol for layout (larger package)



DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet: 89 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number

Rev

Enrico Caruso 14

A00

Date: Wednesday, April 13, 2011

Sheet 90 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)


Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011


Sheet 91 of 105




Change DUMMY Reference Name to PX_BACO




	DGPU_PWR_EN#
dGPU mode	L
IGPU	H
IGPU with BACO	L




AO4468, SO-8
Id=??A, Qg=9~12nC
Rdson=17.4~22m ohm



change low $R_{ds(on)}$ MOSFET



Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour_Whistler_Robson Support BACO, So Change Sequence



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 94 of 105

LVDS Switch

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 95 of 105

SSID = SDIO

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL


Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011


Sheet 96 of 105



X01-0208 stuff SPR1 and add SPR2



A00-0406 dummy SPR2





12/17 add SPR1 for EMI

12/21 change SPR1 to 34.4B312.002


12/22 change SPR1 to 34.39S07.003

X01-0211 change SPR2, SPR3 to 34.4B312.002


X01-0210 add SPR3




For CPU BRACKET



VGA Stand-Off




PCH Stand-Off



A00-0412 dummy H12, H13 for remove PCH Heatsink

A00-0413 change H12 to 34.4HL17.001

12/2 Delete SPR1, SPR2




12/15 Stuff EC9727

12/17 Add EC9741

12/6 Add EMI capacities

12/20 change EMI caps to 0402 package



SSID = Mechanical

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 97	of 105


Huron River Platform Power Sequence

(AC mode)

red word: KBC GPIO




Robson XT Power-Up/Down Sequence



For power-down, reversing the ramp-up sequence is recommended.


(DC mode)

red word: KBC GPIO




This signal represents the Power Good for all the non-CORE and non-graphic power rails.

Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13

<http://laptop-motherboard-schematic.blogspot.com/>



Power Shape

Regulator

LDO

Switch

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size
A3

Document Number

Enrico Caruso 14


Rev

A00



Date: Wednesday, April 13, 2011

Sheet 100 of 105


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Audio Block Diagram



DATA	PAGE	Change Description	Version
12/28	85	dummy VGA thermal circuit	X01
12/28	86	modify to DGPU_PWROK	X01
12/28	86	add capacity for BIF_VDDC	X01
12/28	93	dummy PR9326	X01
1/14	93	modify CS#, WP#	X01
1/27	5	Add C504 for noise couple.	X01
1/27	8	Stuff C812, C822, C831, C834 for VCC core noise issue.	X01
1/27	27	Del R2757 to follow standard 10mW circuit	X01
1/27	31	change Q3101 base power rail for leakage issue.	X01
1/27	40	X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707	X01
2/8	21	Add RN2101, R2127 for LPC EA result	X01
2/8	27	Dummy R2769	X01
2/8	50	change R5002, R5003 to 33R	X01
2/8	69	TPAD1 to 20.K0464.004	X01
2/8	27	change R5002, R5003 to 33R	X01
2/8	97	add EC9742~EC9746	X01
2/8	97	stuff SPR1 and add SPR2	X01
2/9	28	dummy U2805 circuit	X01
2/9	46	PT4603 UMA-->220uF DIS-->470uF	X01
2/9	48	dummy PC4809 for BBU result.	X01
2/10	5	Merge R512 R514	X01
2/10	21	change RN2101 to RN2104 RN2105	X01
2/10	27	change R2724 to meet X01 PCB ver	X01
2/10	46	del PT4602	X01
2/10	46	change PC4610 from 0.22uF to 10uF	X01
2/10	97	add SPR3	X01
2/10	21	Merge R5115 R2116	X01
2/11	31	add C3122 for soft-sart	X01
2/11	59	Add EMI solution for Surge	X01
2/11	19,27	Change R1925, R1924, R1906, R1913, R2720, R2758, R2759, R2760 to short-pad	X01
2/14	82	add AFTP8201~8210	X01

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number

Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 103 of 105

DATA	PAGE	Change Description	Version
0212	40	Change charger IC to new version	X01
0302	31	Dummy PCIE_CLK_LAN_REQ# circuit	X02
0302	86	Add R8605, R8609 PU 5V for lower Rdson	X02
0303	14,15,17,18 19,22,23,24 27,29,31,36 37,50,51,68	Change R1404, R1405,R1504, R1503,RN1704, R1807, R1903, R1910, R1912, R2214, R2304, R2305, R2306, R2307, R2404, R2405, R2406, R2409, R2702, R2735,R2762, R2756, R2911,R2914, R2917, R3104, R3115, R3117, R3614, R3710, RN5010, RN5117, R6811, R6813, R6804, R6805 0R to short pad	X02
0309	86	Change AFTP test point to follow DV14 AMD	X02
0310	41,45,92,97	Stuff PC4120, EC4501, PC9205, EC9708, EC9709, EC9714, EC9715, EC9716, EC9717, EC9718, EC9720, EC9724, EC9725, EC9740	X02
0311	28	Add R2816& R2817 to option VGA_THRM and DY the circuit	X02
0311	83	Change R8316, R8331 to short pad	X02
0311	59	Change GDT5901& GDT5902 to GD5901& GD5902	X02
0311	18	dummy R1804	X02
0311	31	add rest circuit to provent leakage.	X02
0311	32	Stuff TR3201 and change symbol to 68.00201.141	X02
0314	38	Del short pad PAD1 to prevent system burn.	X02
0314	97	Stuff SPR2	X02
0314	61,97	Stuff EC9722,C6106	X02
0314	36	Change U3606 footprint.	X02
0315	58	Change MIC2 to 20.F1889.002	X02
0315	88,89	Modify VRAM property PN and footprint	X02
0315	32,59	Modify part reference problem of ER5912& TR3201.	X02
0316	68	Modify WLED1 cirucit for brightness.	A00
0320	31	Change R3118 for LOM power sequence	A00
0320	49	Change TR4901 to 120ohm.	A00
0320	61	Change TR601 120ohm.	A00
0320	68	Change resistor for LED brightness	A00
0320	82	Change TR8201, TR8202 to 120ohm.	A00
0320	83	Dummy R8302 for disable de-emphasis	A00
0329	27	change R2735 to 10R and C2711 to 220p	A00
0329	68	Change R6814 to 10KR	A00
0406	97	Dummy SPR2	A00
0406	32, 49, 61, 65,82	Remove R3206, R3207, R4903, R4904, R6102, R6103, TR6501, R8201, R8202, R8203, R8204 PAD	A00

DN15AT1 Whistler

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 104 of	105

