


Barbados Block Diagram

Project code: 91.4C401.001
PCB P/N : 04242
REVISION : SD



Wistron/Dell confidential

<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Block diagram		
Size Custom	Document Number Barbados	Rev SD
Date: Thursday, May 12, 2005	Sheet 1	of 44

Alviso Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 010 = FSB800 011-111 = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	DDR I / DDR II	0 = DDR II 1 = DDR I
CFG7	CPU Strap	0 = Prescott 1 = Dothan (Default)
CFG[8:11]	Reversed	
CFG[12:13]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[14:15]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	CPU core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1 = SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK in signal.

ICH6-M Strapping Signals and Configuration

Pin Name	Strap Description	Note
ACZ_SDOUT	0=Normal (default) 1=XOR Test mode	
ACZ_SYNC	0=Normal (default)	1=Reserved
DPRSLPVR	0=Normal	1=Reserved
EE_CS	0=Normal	1=Reserved
EE_DOUT	0=Normal	1=Reserved
GNT[5]#/GPO[17]#	0=PCI cycles to FWH 1=PCI cycles to LPC (default)	Selects memory range to FWD to out of PCI
GNT(6)#/GPO(16)#	0="Top block swap" mode 1=Normal (default)	"Top block swap" inverts A16 on cycles to FWH
GPIO[25]	0=Internal 2.5V DISEN(default) 1=ENABLE Internal Vcc2_5VIRM	
INTVRMEN	0=Internal VccSus1.5V DISEN (default) 1=ENABLE Internal VccSus1.5VVIRM	
LINKALERT#	1=Normal (requires external PU)	0=Reserved
REQ[4:1]	XOR Test Chain Selection	Requires external resistors
SATALED#	0=Normal (default)	1=Reserved
SPKR	0=Normal (default) 1=NO Reboot	
TP[3]	0=Enter XOR Test mode 1=Normal (default)	

NOTE: All strap signals are sampled on the rising edge of the ICH6-M's PWOK signal.

BATT+ ○ ◇ BATT+ 42,43	+0.9VSUS_DDR2VREF ○ ◇ +0.9VSUS_DDR2VREF 7,11,12,41,44
DC_IN+ ○ ◇ DC_IN+ 42,43,44	+5VSUS ○ ◇ +5VSUS 18,26,27,32,33,36,39,40,41,43,44
PWR_SRC ○ ◇ PWR_SRC 14,29,38,39,40,41,42,43,44	+3VSUS ○ ◇ +3VSUS 14,17,18,19,20,24,25,27,28,32,33,35,36,39,40,41,43,44
VCCRTC ○ ◇ VCCRTC 16,18,29,33	+1.5VSUS ○ ◇ +1.5VSUS 18,36,40,44

For Dothan B stepping

	CPU		NB			CLOCK		
	BSEL1	BSEL0	CFG2	CFG1	CFG0	FS_C	FS_B	FS_A
100MHZ	0	1	1	0	1	1	0	1
133MHZ	0	0	0	0	1	0	0	1

PCI TABLE

DEVICE	IDSEL	IRQ	REQ# / GNT#
LAN Broadcom BCM4401/BCM5507	AD16	PIRQC#	REQ4# / GNT4#
MINIPCI SLOT	AD19	PIRQB# PIRQD#	REQ3# / GNT3#
R5C832	AD17	PIRQA# PIRQC#	REQ1# / GNT1#


ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------



+2.5VRUN ○ ◇ +2.5VRUN 7,9,14,15,18,36,43,44	+5VALW ○ ◇ +5VALW 14,30,36,39,43,44
+5VRUN ○ ◇ +5VRUN 14,15,18,20,21,26,28,30,33,34,36,38,43,44	+3VALW ○ ◇ +3VALW 4,14,20,22,29,30,31,33,34,39,43,44
+12V ○ ◇ +12V 14,23,33,36,43,44	
+1.5VRUN ○ ◇ +1.5VRUN 5,7,9,17,18,20,36,44	
VCC_CORE ○ ◇ VCC_CORE 5,36,38,44	
+1.05VRUN ○ ◇ +1.05VRUN 3,4,5,6,7,9,10,16,18,33,36,40,44	
LCDVDD ○ ◇ LCDVDD 14,44	
+3VRUN ○ ◇ +3VRUN 3,4,9,11,12,14,15,17,18,19,20,21,22,23,26,27,28,29,30,32,33,35,36,38,43,44	

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


ITP CONN/Table Of Content


Size A3	Document Number	Rev SD
---------	-----------------	--------


Barbados


Date: Thursday, May 12, 2005

Sheet 2 of 44











Title			
GMCH (1 of 5)			
Size A3	Document Number		Rev
	Barbados		SD
Date: Thursday, May 12, 2005		Sheet 6 of	44





71.0GMCH.08U

71.0GMCH.08U

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (3 of 5)**

Size: A3 Document Number: **Barbados** Rev: **SD**

Date: Thursday, May 12, 2005 Sheet: 8 of 44

Route ASSATVBG gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane

Note: All VCCSM pins shorted internally

Note: All VCCSM pins shorted internally


Route VSSA_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.

Layout Notes: VSSA_CRTDAC Route caps within 250mil of Alviso. Route FB within 3" of Alviso.

Supply	Signal Group	Icc-max
+1.8VRUN	VCCSM	?
+1.5VRUN_DDRDLL	VCCA_SM	0.1A
+1.5VRUN_3G /+1.5VRUN_3GPLL	VCC3G/VCCA_3GPLL	1A
+2.5VRUN	VCCA_3GBG	0.01A
+1.5VRUN_DLVDS	VCCD_LVDS	0.05A
+2.5VRUN_ALVDS	VCCA_LVDS	0.02A
+2.5VRUN	VCCTX_LVDS	0.05A
+1.05VRUN	VTT	0.81A
+1.05VRUN	VCC	3.9A
+2.5VRUN	VCCA_CRTDAC	68mA
3D3V_TVDAC /3D3V_ATVBG_S0	VCCA_TVDAC /VCCA_ATVBG	120mA
1D5V_TVDAC_S0	VCCD_TVDAC	24mA
+2.5VRUN	VCCHV	0.01A

71.0GMCH.08U

U43F




Place these Hi-Freq decoupling caps near GMCH

+1.8VVSUS

U43H



71.0GMCH.08U




+1.05VVRUN

+1.05VVRUN

Please close to Pin 1 as close as possible




NORMAL TYPE



(REVERSE TYPE)
DIMM 2 (BOT side)

ALVISO
(BOT side)


(Normal Type)
DIMM 1 (Top side)




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title DDR-2 SO-DIMM A			
Size A3	Document Number Barbados	Rev SD	
Date: Thursday, May 12, 2005		Sheet 11 of 44	


PARALLEL TERMINATION




Decoupling Capacitor



CAP LED




NUM LED






SCR LED







HDD LED





WIRELESS LED



HDD / BT / CAP / NUM / SCR LED POWER LED



SMBUS




LCD/INVERTER CONN



DIFFERENTIAL GND MUST LAY AROUND SIGNAL AND CAN'T USE THE SAME PATH WITH PWR GND

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


LCD_INVERTER & LED		
Size A3	Document Number	Rev
	Barbados	SD
Date: Thursday, May 12, 2005	Sheet 14	of 44





DDC_CLK & DATE LEVEL SHIFT





ESD Protection Diode



TVOUT CONN









Layout Note:
Place above caps within
100 mils of ICH near F27, P27, AB27

Layout Note:
Place near pin AA19

Supply	Signal Group	Icc-max
V5REF_S0	V5REF	0.001A
V5REF_S5	V5REF_SUS	0.01A
+3VRUN	VCC3_3	0.19A
+3VRUN	VCSSUS3_3 /VCCLAN3_3	0.39A
+2.5VRUN	VCC2_5	0.01A
+1.5VRUN	VCC1_5	2.95A
+1.5VSUS	VCSSUS1_5 /VCCLAN1_5	0.27A
+1.05VRUN	V_CPU_IO	0.014A
VCCRTC	VCCRTC	5uA

ALL NO STUFF Caps do
not have layout
requirements but if
layout allows then place
next to ICH6

*Within a given well, 5VREF needs to be up before the
corresponding 3.3V rail




<Core Design>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH6-M (3 of 4)**

Size: A3 Document Number: **Barbados** Rev: **SD**

Date: Thursday, May 12, 2005 Sheet: 18 of 44





Page 10

Reserve the symbol
for TOP side
connector

DELL


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CDROM/NEWCARD

Barbados

Date: Thursday, May 12, 2005 Sheet 20 of 44

HDD power



S-ATA TABLE 2/2

U19	88SA8040	Si3811
R71	NO_ASM	NO_ASM
R61	ASM	NO_ASM
R82	NO_ASM	ASM
R72	12.7K	1K
R53	NO_ASM	NO_ASM
R59	NO_ASM	NO_ASM
R60	ASM	ASM
R80	ASM	NO_ASM
R65	NO_ASM	NO_ASM
R61	NO_ASM	ASM
R69	NO_ASM	ASM
R79	ASM	NO_ASM
R51	NO_ASM	ASM
R587	0 ohm	100 ohm
R588	NO_ASM	120 ohm

S-ATA TABLE 1/2

U19	88SA8040	SII3811
C73	NO_ASM	ASM
L8 L7	NO_ASM ASM	ASM NO_ASM
R75 R369 R66 R370 R68	NO_ASM NO_ASM NO_ASM ASM NO_ASM	ASM NO_ASM NO_ASM NO_ASM NO_ASM
R363	NO_ASM	NO_ASM
R371 R70 R64	NO_ASM NO_ASM ASM	NO_ASM NO_ASM NO_ASM

<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.








Title	SATA HDD/CD ROM
-------	------------------------

Size A3	Document Number Barbados	Rev SD
------------	------------------------------------	------------------

Date: Thursday, May 12, 2005 Sheet 21 of 44



IEEE1394/SD



Solve MS-Duo adaptor short problem


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **R5C832_1394_7in1(2/2)**


Size: A3 Document Number: **Barbados** Rev: **SD**

Date: Thursday, May 12, 2005 Sheet: 23 of 44




Atmal: AT93C46-10SI "72.93C46.K01" (Main source)
ST : M93C46-W "72.93C46.E01" (2nd source)





<Core Design>



NOTE: Input type select, input level tracking, and MIC bias (VREFOUT) switching, are handled in software, per user controls are mixer GUI

Stereo MIC

LINE OUT

GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO (2 of 2) --Phone Jack

Size A3

Document Number


Rev

Date: Thursday, May 12, 2005


Sheet 27 of 44

SD

MINI PCI







KSO_17 and KSI0 for i button

KSO_17 and KSI6 for Audio_Mute# button

KSO_17 and KSI4 for Volum Up button



KSO_17 and KSI5 for Volum down button

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


8Mbit(1M Byte),No PLCC type



MXIC: MX29LV008CTTI-90G "72.29008.G09" (Main sorce,LF,bottom boot block)
ST: M29W008AB-90 "72.29008.C09" (2nd sorce)

SMBus address A2


User Password




Atmel: AT24C04N-10SI "72.24C04.D01" (Main sorce)
ST : M24C04 "72.24C04.B01" (2nd sorce)

<Core Design>


Dual USB0_VCC switch for USB6/USB7




Dual USB1_VCC switch for USB4/USB5



Modem Connector (Not Standard Type)




Bluetooth Module conn.



Note: Place R621 near CN13.

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB / MDC /BT/FIR			
Size A3	Document Number Barbados		Rev SD
Date: Thursday, May 12, 2005		Sheet 32 of	44



- 1.Mitsubishi 1% 0603 10K ohm@25 degree C. P/N:TH11-3h103FT
2.Panasonic 1% 0603 10K ohm@25 degree C. P/N:ERTJ1VG103FA

RT1 should be placed on bottom side of MB and sodimm

Notes:

$$V_{set} = (T_p - 75) / 16$$


Where $T_p=75$ to 106 degree C

Set trip point=100 degree


Vset=(100-75)/16=1.5625V

Guardian temp-tolerance=+-3 degree C

KB CONN




Instant ON Circuit



PLAY_PWR	PLAY_Button#
LOW	Regular Play Function
HIGH	Power On Function

Media PlayBack / TouchPAD Connector



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **KB/TPAD/Media Playback Conn**

Size Custom Document Number **Barbados** Rev **SD**

Date: Thursday, May 12, 2005 Sheet 34 of 44

A



Delay 10ms

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power-ON Reset Logic

Size
A3


Document Number

Barbados

Rev
SD

Date: Thursday, May 12, 2005


Sheet 35 of 44




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Power Plane Enables</i>			
Size A3	Document Number <i>Barbados</i>	Rev <i>SD</i>	
Date: Thursday, May 12, 2005		Sheet 36 of 44	





CPU_CORE ISL6217A



Adapter





Charger MAX1909


Max8734A
5V/3D3VMax8743
1.5V/1.05VTI51116
1.8V / 0.9V

<Core Design>


	<i>Deeper</i>	<i>Deep</i>	<i>Active</i>
<i>DPRSLPVR</i>	<i>1</i>	<i>0</i>	<i>0</i>
<i>STP CPU#</i>	<i>0</i>	<i>0</i>	<i>1</i>








TI TPS51116 for 1D8V and 0D9V



AC_IN Threshold 2.089V Max.
AC_IN > 2.089V --> AC DETECT

MAX1909_VCTL
Typ. Voltage = 12.94V +/- 1%

CHG_PBATT# is H:
Charge OFF
CHG_PBATT# is L:
Charge ON




(Power Team)



<Core Design>

TV BD Conn




Layout Note:
Must be a ground return path for
CRT_R,CRT_G,CRT_B




Battery Conn



Adaptor In Circuit



<Core Design>	
	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	
Battery/TV/Adaptor Conn/+2.5VSUS	
Size A3	Document Number Barbados
Date: Thursday, May 12, 2005	Sheet 43 of 44 Rev SD

