

- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -

8. Block Diagram and Schematic

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION AND IS THE PROPERTY OF SAMSUNG ELECTRONICS CO., LTD. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. IT IS NOT TO BE DISCLOSED TO OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF SAMSUNG.

Bremen-L

CPU : Intel Penryn
Chip Set : Intel Cantiga & ICH9M
Remarks : Montevina Platform

Model Name	: Bremen-L
PBA Name	: MAIN
PCB Code	: GCE :
	NAN :
	HAN :
Dev. Step	: PV
Revision	: 1.0
T.R. Date	: 2009.10.27

Design	CHECK	APPROVAL


Owner : SEC Mobile R & D Signature : X

DATE	JUN PARK	DATE	10/30/2008	TIME	
CREATOR	VIL ANN	DESIGNER	PV		
APPROVER	NAJIM	REV	1.0		
REVIEW CODE	15111207				
Bremen-L MAIN COVER				SAMSUNG ELECTRONICS	
October 27, 2009 14:27:43 PM				PAGE	1 OF 59

D:\samsung\baa\document\Bremen-L\WVBremen-L_AA

- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -

8. Block Diagram and Schematic




8. Block Diagram and Schematic

THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED, UNCONTROLLED INFORMATION. IT IS NOT TO BE RELEASED TO THE PUBLIC OR TO ANY OTHER PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF SAMSUNG ELECTRONICS CO., S. PROPERTY. OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.																																																											
SCHEMATIC ANNOTATIONS AND BOARD INFORMATION																																																											
BOARD INFORMATION																																																											
FC / SMB Address																																																											
<table><thead><tr><th>Devices</th><th>Address</th><th>Hex</th><th>Bit</th></tr></thead><tbody><tr><td>IC90M1</td><td>Master</td><td></td><td>SMBUS Master</td></tr><tr><td>CK450M (Clock Generator)</td><td>1101 001X</td><td>D2h</td><td></td></tr><tr><td>SODIMM1</td><td>1010 000X</td><td>A0h</td><td></td></tr><tr><td>SODIMM1</td><td>1010 001X</td><td></td><td>Clock, Unrated Clock Output Disable</td></tr><tr><td>MICOM1</td><td>Master</td><td></td><td></td></tr><tr><td>BATTERY</td><td>0001 011X</td><td>16h</td><td></td></tr><tr><td>EMC2102</td><td>0111 101X</td><td>77h</td><td></td></tr></tbody></table>				Devices	Address	Hex	Bit	IC90M1	Master		SMBUS Master	CK450M (Clock Generator)	1101 001X	D2h		SODIMM1	1010 000X	A0h		SODIMM1	1010 001X		Clock, Unrated Clock Output Disable	MICOM1	Master			BATTERY	0001 011X	16h		EMC2102	0111 101X	77h																									
Devices	Address	Hex	Bit																																																								
IC90M1	Master		SMBUS Master																																																								
CK450M (Clock Generator)	1101 001X	D2h																																																									
SODIMM1	1010 000X	A0h																																																									
SODIMM1	1010 001X		Clock, Unrated Clock Output Disable																																																								
MICOM1	Master																																																										
BATTERY	0001 011X	16h																																																									
EMC2102	0111 101X	77h																																																									
USB PORT Assignment																																																											
<table><thead><tr><th>Port Number</th><th>ASSIGNED TO</th><th>Port Number</th><th>ASSIGNED TO</th></tr></thead><tbody><tr><td>UHCI_0_0</td><td>USB PORT (RIGHT, SUB)</td><td>UHCI_3_9</td><td>USB PORT (RIGHT, SUB)</td></tr><tr><td>UHCI_1_2</td><td>USB PORT (LEFT)</td><td>UHCI_4_8</td><td>CAMERA1(7)</td></tr><tr><td>UHCI_2_3</td><td>CARD READER(AUX356)</td><td>UHCI_5_11</td><td>CAMERA1(5)</td></tr><tr><td>UHCI_2_5</td><td>BLUETOOTH(TBD)</td><td></td><td></td></tr></tbody></table>				Port Number	ASSIGNED TO	Port Number	ASSIGNED TO	UHCI_0_0	USB PORT (RIGHT, SUB)	UHCI_3_9	USB PORT (RIGHT, SUB)	UHCI_1_2	USB PORT (LEFT)	UHCI_4_8	CAMERA1(7)	UHCI_2_3	CARD READER(AUX356)	UHCI_5_11	CAMERA1(5)	UHCI_2_5	BLUETOOTH(TBD)																																						
Port Number	ASSIGNED TO	Port Number	ASSIGNED TO																																																								
UHCI_0_0	USB PORT (RIGHT, SUB)	UHCI_3_9	USB PORT (RIGHT, SUB)																																																								
UHCI_1_2	USB PORT (LEFT)	UHCI_4_8	CAMERA1(7)																																																								
UHCI_2_3	CARD READER(AUX356)	UHCI_5_11	CAMERA1(5)																																																								
UHCI_2_5	BLUETOOTH(TBD)																																																										
SATA Assignment																																																											
<table><thead><tr><th>Port Number</th><th>ASSIGNED TO</th><th>Port Number</th><th>ASSIGNED TO</th></tr></thead><tbody><tr><td>SATA0</td><td>HDD</td><td>SATA1</td><td>ODD</td></tr><tr><td>SATA2</td><td></td><td></td><td></td></tr></tbody></table>				Port Number	ASSIGNED TO	Port Number	ASSIGNED TO	SATA0	HDD	SATA1	ODD	SATA2																																															
Port Number	ASSIGNED TO	Port Number	ASSIGNED TO																																																								
SATA0	HDD	SATA1	ODD																																																								
SATA2																																																											
PCI EXPRESS Assignment																																																											
<table><thead><tr><th>Port Number</th><th>ASSIGNED TO</th><th>Port Number</th><th>ASSIGNED TO</th></tr></thead><tbody><tr><td>PCIe1</td><td>WLAN</td><td>PCIe2</td><td>Wired LAN</td></tr><tr><td>PCIe3</td><td></td><td></td><td></td></tr></tbody></table>				Port Number	ASSIGNED TO	Port Number	ASSIGNED TO	PCIe1	WLAN	PCIe2	Wired LAN	PCIe3																																															
Port Number	ASSIGNED TO	Port Number	ASSIGNED TO																																																								
PCIe1	WLAN	PCIe2	Wired LAN																																																								
PCIe3																																																											
Crystal / Oscillator																																																											
<table><thead><tr><th>TYPE</th><th>FREQUENCY</th><th>DEVICE</th><th>USAGE</th></tr></thead><tbody><tr><td>Crystal</td><td>32.768KHz</td><td>IC934M</td><td></td></tr><tr><td>Crystal</td><td>10MHz</td><td>MICOM</td><td>CLOCK-Generator</td></tr><tr><td>Crystal</td><td>14.118MHz</td><td></td><td></td></tr><tr><td>Crystal</td><td>25MHz</td><td>LAN</td><td></td></tr></tbody></table>				TYPE	FREQUENCY	DEVICE	USAGE	Crystal	32.768KHz	IC934M		Crystal	10MHz	MICOM	CLOCK-Generator	Crystal	14.118MHz			Crystal	25MHz	LAN																																					
TYPE	FREQUENCY	DEVICE	USAGE																																																								
Crystal	32.768KHz	IC934M																																																									
Crystal	10MHz	MICOM	CLOCK-Generator																																																								
Crystal	14.118MHz																																																										
Crystal	25MHz	LAN																																																									
Voltage Rails																																																											
<table><thead><tr><th>Power Rail</th><th>Descriptions</th><th>Power Rail</th><th>Descriptions</th></tr></thead><tbody><tr><td>VDC_ADPRT</td><td>Primary DC system power supply (0 to 19V)</td><td>P1_05V_PEG</td><td>P1 1.05V (Direct Media Interface Compensation)</td></tr><tr><td>VDC_CHG</td><td>Charger Reference Voltage Source</td><td>P2_0V</td><td>3.0V Power Rail (off in S3-S5)</td></tr><tr><td>PRTC_BAT</td><td>3.3V supply for the RTC well.</td><td>P1_05V</td><td>1.05V Power Rail (off in S3-S5)</td></tr><tr><td>P5_0V_ALW</td><td>5.0V always power well</td><td>P1_05V</td><td>1.05V Power Rail (off in S3-S5)</td></tr><tr><td>P12_0V_ALW</td><td>12.0V always power well</td><td>P2_0V_AUX</td><td>5.0V Power Rail (off in S4-S5)</td></tr><tr><td>P12_0V_VREF</td><td>Power Chip Reference</td><td>P3_3V_AUX</td><td>3.3V Power Rail (off in S4-S5)</td></tr><tr><td>P5_0V_VREF</td><td>Power Chip Reference</td><td>CH1_CORE</td><td>Core Voltage for CH1</td></tr><tr><td>P3_3V_MICOM</td><td>Output voltage of P33025AG00V (if VDC is removed, it will be off)</td><td>AUD_P5V</td><td>5.0V supply for Audio</td></tr><tr><td>LED_V003V</td><td>3.3V (LED LCD)</td><td>P4_75V_AUD</td><td>Audio Analog Voltage</td></tr><tr><td>KB03_CHG42V</td><td>To charge battery</td><td>P5_0V_STB</td><td>5.0V supply in S3-S5, ODD Board</td></tr><tr><td>P12_3V_LAN</td><td>Internal Regulator's Power of LAN Controller</td><td>EGP_X_CORE</td><td>nVidia Graphic Chip power</td></tr><tr><td>P2_9V_LAN</td><td></td><td>P1_3V_AUX</td><td>1.3V Power Rail (off in S3-S5)</td></tr><tr><td>P3_3V_MCD</td><td>3.3V (2-in-1 Stock)</td><td>P1_8V</td><td>1.8V Power Rail (off in S3-S5)</td></tr></tbody></table>				Power Rail	Descriptions	Power Rail	Descriptions	VDC_ADPRT	Primary DC system power supply (0 to 19V)	P1_05V_PEG	P1 1.05V (Direct Media Interface Compensation)	VDC_CHG	Charger Reference Voltage Source	P2_0V	3.0V Power Rail (off in S3-S5)	PRTC_BAT	3.3V supply for the RTC well.	P1_05V	1.05V Power Rail (off in S3-S5)	P5_0V_ALW	5.0V always power well	P1_05V	1.05V Power Rail (off in S3-S5)	P12_0V_ALW	12.0V always power well	P2_0V_AUX	5.0V Power Rail (off in S4-S5)	P12_0V_VREF	Power Chip Reference	P3_3V_AUX	3.3V Power Rail (off in S4-S5)	P5_0V_VREF	Power Chip Reference	CH1_CORE	Core Voltage for CH1	P3_3V_MICOM	Output voltage of P33025AG00V (if VDC is removed, it will be off)	AUD_P5V	5.0V supply for Audio	LED_V003V	3.3V (LED LCD)	P4_75V_AUD	Audio Analog Voltage	KB03_CHG42V	To charge battery	P5_0V_STB	5.0V supply in S3-S5, ODD Board	P12_3V_LAN	Internal Regulator's Power of LAN Controller	EGP_X_CORE	nVidia Graphic Chip power	P2_9V_LAN		P1_3V_AUX	1.3V Power Rail (off in S3-S5)	P3_3V_MCD	3.3V (2-in-1 Stock)	P1_8V	1.8V Power Rail (off in S3-S5)
Power Rail	Descriptions	Power Rail	Descriptions																																																								
VDC_ADPRT	Primary DC system power supply (0 to 19V)	P1_05V_PEG	P1 1.05V (Direct Media Interface Compensation)																																																								
VDC_CHG	Charger Reference Voltage Source	P2_0V	3.0V Power Rail (off in S3-S5)																																																								
PRTC_BAT	3.3V supply for the RTC well.	P1_05V	1.05V Power Rail (off in S3-S5)																																																								
P5_0V_ALW	5.0V always power well	P1_05V	1.05V Power Rail (off in S3-S5)																																																								
P12_0V_ALW	12.0V always power well	P2_0V_AUX	5.0V Power Rail (off in S4-S5)																																																								
P12_0V_VREF	Power Chip Reference	P3_3V_AUX	3.3V Power Rail (off in S4-S5)																																																								
P5_0V_VREF	Power Chip Reference	CH1_CORE	Core Voltage for CH1																																																								
P3_3V_MICOM	Output voltage of P33025AG00V (if VDC is removed, it will be off)	AUD_P5V	5.0V supply for Audio																																																								
LED_V003V	3.3V (LED LCD)	P4_75V_AUD	Audio Analog Voltage																																																								
KB03_CHG42V	To charge battery	P5_0V_STB	5.0V supply in S3-S5, ODD Board																																																								
P12_3V_LAN	Internal Regulator's Power of LAN Controller	EGP_X_CORE	nVidia Graphic Chip power																																																								
P2_9V_LAN		P1_3V_AUX	1.3V Power Rail (off in S3-S5)																																																								
P3_3V_MCD	3.3V (2-in-1 Stock)	P1_8V	1.8V Power Rail (off in S3-S5)																																																								
REVISION HISTORY																																																											
See rev notes for more information.																																																											
<table><thead><tr><th>DATE</th><th>DATE</th><th>DATE</th><th>DATE</th></tr></thead><tbody><tr><td>2009.01.14</td><td>2009.01.14</td><td>2009.01.14</td><td>2009.01.14</td></tr><tr><td>2009.01.14</td><td>2009.01.14</td><td>2009.01.14</td><td>2009.01.14</td></tr><tr><td>2009.01.14</td><td>2009.01.14</td><td>2009.01.14</td><td>2009.01.14</td></tr></tbody></table>				DATE	DATE	DATE	DATE	2009.01.14	2009.01.14	2009.01.14	2009.01.14	2009.01.14	2009.01.14	2009.01.14	2009.01.14	2009.01.14	2009.01.14	2009.01.14	2009.01.14																																								
DATE	DATE	DATE	DATE																																																								
2009.01.14	2009.01.14	2009.01.14	2009.01.14																																																								
2009.01.14	2009.01.14	2009.01.14	2009.01.14																																																								
2009.01.14	2009.01.14	2009.01.14	2009.01.14																																																								
October 27, 2009 14:27:43 PM																																																											
PAGE 3 OF 59																																																											

- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -

8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic



8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -

8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic

8. Block Diagram and Schematic




- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -

8. Block Diagram and Schematic




8. Block Diagram and Schematic




- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -

8. Block Diagram and Schematic




8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic

8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic

[illegible]

- ## 8. Block Diagram and Schematic




8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic

USB I/F Devices

Bluetooth Interface




CAMERA




DESIGN	JUN PARK	DATE	9/23/2008	TITLE	Bremen-L	SAMSUNG ELECTRONICS
CHECK	OK 11/26/08	DESIGNER	PV	USB DEVICES	BLUETOOTH & CAMERA	
APPROVAL	HYUN	REV	1.0			BAT1-XXXXA
PROJECT CODE	LA-1007					
October 27, 2008 14:57:48 PM				PAGE	48	OF 59


8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic

8-60

- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic

BOARD INFORMATION

Voltage Rails

USB Port Assign		PCI Express Assign	
PORT #	ASSIGNED TO	PORT #	ASSIGNED TO
0	SYSTEM PORT 0	0	NC
1	SYSTEM PORT 1	1	Mini Card 1 (WLAN)
2	SYSTEM PORT 2	2	NC
3	NC	3	NC
4	NC	4	NC
5	Bluetooth		
6	Mini PCI Express 1		
7	Mini PCI Express 2		
8	NC		
9	NC		

LCD Pannel Detect

REVISION HISTORY

See rev notes for more information.


COM-22C-015(1996.6.5) REV. 3

- ## 8. Block Diagram and Schematic




- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -


8. Block Diagram and Schematic



8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -


8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic

SPI_BIOS_ROM



16MBit



80H DECODER CONNECTOR



80port will be removed in MP stage.




TP for ICT free

NAME	DATE	TITLE
CIN/CM CIN/CM ADM/ADM ADM/ADM ADM/ADM	9/20/2008 DOE & TRIP ADJ/ADM ADM/ADM ADM/ADM	SAMSUNG Bremer-UL SPR BIOS ROM SPR BIOS ROM & IGT FREETP ELECTRONIC
MODEL CODE	L&M BERT	PAGE 25 OF 50


- ## 8. Block Diagram and Schematic



8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic

HDMI Level Shifter for Int. Graphic only

CO ₂ , 2	CO ₂ , 1	CO ₂ , 0	Swamp	Pre-swamp	Shrub area
0	0	0	420mV	0.48	0.18
0	0	1	420mV	0.48	0.18
0	1	0	420mV	0.48	0.18
1	0	1	420mV	0.48	0.18
1	0	0	360mV	0.48	0.18
1	0	1	420mV	2.48	0.48
1	0	1	420mV	2.48	0.48
1	1	1	420mV	0.48	0.18

PC1	PC0
00	8dB
01	4dB
10	12dB
11	0dB




EQ_1	EQ_0	Equalization
0	0	12dB
0	1	9dB
1	0	6dB
1	1	3dB


[illegible]

ORDER NO.	DATE	TITLE	
CHECK	TIME	Bremen-UL	
	DR. STIP	HDMI	
APPROVAL	REV	HDMI level shifter	
S.S. Park	1.0		
			P. 0011 (10) BA11-XXXXXX

- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic

SAMSUNG PROPRIETARY
 THIS DOCUMENT IS UNCLASSIFIED
 SAMSUNG ELECTRONICS CO.'S PROPERTY
 DO NOT DISSEMINATE OR REPRODUCE
 WITHOUT PERMISSION FROM SAMSUNG
 EXCEPT AS AUTHORIZED BY SAMSUNG.

LAN Controller (88E8040)


8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




8. Block Diagram and Schematic




- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -


8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




- ## 8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic



- ## 8. Block Diagram and Schematic

