

PRAHA (SRI)

CPU : Intel Merom (800MHz)
Chip Set : RS600ME & SB600
Remarks : Mobility Platform

Model Name : PRAHA
PBA Name : MAIN
PCB Code : TPT : BA41-00791A
GCE : BA41-00792A
NAN : BA41-00811A
Dev. Step : MP1.0 (8-Layer)
Revision : 1.0
T.R. Date : 2007.07.02

DRAW	CHECK	APPROVAL

Owner : SEC Mobile R & D Signature : X


Table of Contents

Sheet 1. COVER
Sheet 2-6. DIAGRAM (Block/Power) & ANNOTATIONS
Sheet 7. CLOCK GENERATOR
Sheet 8-10. Merom 800
Sheet 11. THERMAL SENSOR / FAN CONTROL
Sheet 12-16. RS600ME
Sheet17. DDR II SODIMM
Sheet18. DDR II TERMINATION
Sheet19-22. SB600
Sheet23. SB600 STRAPS
Sheet24. SPI ROM & DEBUG CARD CONN
Sheet25. LCD
Sheet26. CRT
Sheet27. EXPRESS CARD
Sheet28. 2 IN 1
Sheet29. MINICARD
Sheet30-32. AUDIO
Sheet33. HDD(SATA) & ODD(IDE)
Sheet34. MICOM
Sheet35. LOM WITH COMBO
Sheet36. USB & MDC
Sheet37. LED & BLUETOOTH & TOUCHPAD & KEYBOARD & LID S/W
Sheet38. CHARGER
Sheet39. P3.3V_AUX & P5.0V_AUX
Sheet40. P1.2V & P1.2V_AUX & VCCP
Sheet41. DDR2 POWER
Sheet42. CPU VRM
Sheet43. P1.5V POWER & SWITCHED POWER & MICOM RESET
Sheet44. ICT PORT
Sheet45. POWER DRAW & MOUNT HOLE
Sheet46-48. TP

USE ICT PORT


DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP			ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		COVER	PART NO. BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	1	OF 47


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS PART NO. BA41-00791A
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	OPERATION BLOCK DIAGRAM		
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	2 OF 47	

Power Diagram





DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) CLOCK DIAGRAM	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	REV	1.0	PART NO. BA41-00791A
APPROVAL	SJ PARK	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	5	OF 47
MODULE CODE						

COM-22C-015(1996.6.5) REV. 3

COM-22C-015(1996.6.5) REV. 3

COM-22C-015(1996.6.5) REV. 3

COM-22C-015(1996.6.5) REV. 3


COM-22C-015(1996.6.5) REV. 3

COM-22C-015(1996.6.5) REV. 3

COM-22C-015(1996.6.5) REV. 3

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



CPU	FSA BSEL0	FSB BSEL1	FSC BSEL2	HOST CLK
	0	0	0	266 MHz
	0	0	1	333 MHz
	0	1	0	200 MHz
	0	1	1	400 MHz
	1	0	0	133 MHz
	1	0	1	100 MHz
	1	1	0	166 MHz
	1	1	1	RSVD

Merom 800MHz
 Celeron 533MHz
 Merom 667MHz



Place all te serias termination resistor as close as Clock Chip as possible

FSA, FSB, FSC of Clock chip are low threshold inputs
 $V_{th_fs_min} = 0.7V$
 $V_{il_fs_max} = 0.35V$

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		CLOCK GENERATOR	PART NO. BA41-00791A
MODULE CODE		LAST EDIT				


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.




**NOTE

CPU Bracket Hole



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		MEROM CPU (1/3)	
MODULE CODE		LAST EDIT				
July 2, 2007 11:28:38 PM						PAGE 8 OF 47




CPU Core Voltage Table IMVP-6

Active Mode		Active/Deeper Sleep Dual Mode Region		Deeper Sleep/Extended Deeper Sleep Dual Mode Region	
VID(6.0)	Voltage	VID(6.0)	Voltage	VID(6.0)	Voltage
0 0 0 0 0 0 0	1.5000 V	0 1 0 1 0 0 0	1.0000 V	1 0 1 0 0 0 1	0.4875 V
0 0 0 0 0 0 1	1.4875 V	0 1 0 1 0 0 1	0.9875 V	1 0 1 0 0 1 0	0.4750 V
0 0 0 0 0 1 0	1.4750 V	0 1 0 1 0 1 0	0.9750 V	1 0 1 0 1 0 1	0.4625 V
0 0 0 0 0 1 1	1.4625 V	0 1 0 1 1 0 1	0.9625 V	1 0 1 1 0 1 0	0.4500 V
0 0 0 0 1 0 0	1.4500 V	0 1 0 1 1 1 0	0.9500 V	1 0 1 1 1 0 1	0.4375 V
0 0 0 0 1 0 1	1.4375 V	0 1 0 1 1 1 1	0.9375 V	1 0 1 1 1 1 0	0.4250 V
0 0 0 0 1 1 0	1.4250 V	0 1 0 1 1 1 1	0.9250 V	1 0 1 1 1 1 1	0.4125 V
0 0 0 0 1 1 1	1.4125 V	0 1 0 1 1 1 1	0.9125 V	1 0 1 1 1 0 0	0.4000 V
0 0 0 1 0 0 0	1.4000 V	0 1 1 0 0 0 0	0.9000 V	1 0 1 1 1 0 1	0.3875 V
0 0 0 1 0 0 1	1.3875 V	0 1 1 0 0 0 1	0.8875 V	1 0 1 1 1 0 1	0.3750 V
0 0 0 1 0 1 0	1.3750 V	0 1 1 0 0 1 0	0.8750 V	1 0 1 1 1 0 1	0.3625 V
0 0 0 1 0 1 1	1.3625 V	0 1 1 0 0 1 1	0.8625 V	1 0 1 1 1 1 0	0.3500 V
0 0 0 1 1 0 0	1.3500 V	0 1 1 0 1 0 0	0.8500 V	1 0 1 1 1 1 0	0.3375 V
0 0 0 1 1 0 1	1.3375 V	0 1 1 0 1 0 1	0.8375 V	1 0 1 1 1 1 1	0.3250 V
0 0 0 1 1 1 0	1.3250 V	0 1 1 0 1 1 0	0.8250 V	1 0 1 1 1 1 1	0.3125 V
0 0 0 1 1 1 1	1.3125 V	0 1 1 0 1 1 1	0.8125 V	1 1 0 0 0 0 0	0.3000 V
0 0 1 0 0 0 0	1.3000 V	0 1 1 1 0 0 0	0.8000 V	1 1 0 0 0 0 1	0.2875 V
0 0 1 0 0 0 1	1.2875 V	0 1 1 1 0 0 1	0.7875 V	1 1 0 0 0 1 0	0.2750 V
0 0 1 0 0 1 0	1.2750 V	0 1 1 1 0 1 0	0.7750 V	1 1 0 0 0 1 1	0.2625 V
0 0 1 0 0 1 1	1.2625 V	0 1 1 1 0 1 1	0.7625 V	1 1 0 0 1 0 0	0.2500 V
0 0 1 0 1 0 0	1.2500 V	0 1 1 1 1 0 0	0.7500 V	1 1 0 0 1 0 1	0.2375 V
0 0 1 0 1 0 1	1.2375 V	0 1 1 1 1 0 1	0.7375 V	1 1 0 0 1 1 0	0.2250 V
0 0 1 0 1 1 0	1.2250 V	0 1 1 1 1 1 0	0.7250 V	1 1 0 0 1 1 1	0.2125 V
0 0 1 0 1 1 1	1.2125 V	0 1 1 1 1 1 1	0.7125 V	1 1 0 1 0 0 0	0.2000 V
0 0 1 1 0 0 0	1.2000 V	1 0 0 0 0 0 0	0.7000 V	1 1 0 1 0 0 1	0.1875 V
0 0 1 1 0 0 1	1.1875 V	1 0 0 0 0 0 1	0.6875 V	1 1 0 1 0 1 0	0.1750 V
0 0 1 1 0 1 0	1.1750 V	1 0 0 0 0 1 0	0.6750 V	1 1 0 1 0 1 1	0.1625 V
0 0 1 1 0 1 1	1.1625 V	1 0 0 0 1 0 0	0.6625 V	1 1 0 1 1 0 0	0.1500 V
0 0 1 1 1 0 0	1.1500 V	1 0 0 0 1 0 1	0.6500 V	1 1 0 1 1 0 1	0.1375 V
0 0 1 1 1 0 1	1.1375 V	1 0 0 0 1 0 1	0.6375 V	1 1 0 1 1 1 0	0.1250 V
0 0 1 1 1 1 0	1.1250 V	1 0 0 0 1 1 0	0.6250 V	1 1 0 1 1 1 1	0.1125 V
0 0 1 1 1 1 1	1.1125 V	1 0 0 1 0 0 0	0.6125 V	1 1 0 1 1 0 0	0.1000 V
0 1 0 0 0 0 0	1.1000 V	1 0 0 1 0 0 1	0.6000 V	1 1 1 0 0 0 0	0.0875 V
0 1 0 0 0 0 1	1.0875 V	1 0 0 1 0 0 1	0.5875 V	1 1 1 0 0 0 1	0.0750 V
0 1 0 0 0 1 0	1.0750 V	1 0 0 1 0 1 0	0.5750 V	1 1 1 0 0 1 0	0.0625 V
0 1 0 0 0 1 1	1.0625 V	1 0 0 1 0 1 1	0.5625 V	1 1 1 0 1 0 0	0.0500 V
0 1 0 0 1 0 0	1.0500 V	1 0 0 1 1 0 0	0.5500 V	1 1 1 0 1 0 1	0.0375 V
0 1 0 0 1 0 1	1.0375 V	1 0 0 1 1 0 1	0.5375 V	1 1 1 0 1 1 0	0.0250 V
0 1 0 0 1 1 0	1.0250 V	1 0 0 1 1 1 0	0.5250 V	1 1 1 0 1 1 1	0.0125 V
0 1 0 0 1 1 1	1.0125 V	1 0 0 1 1 1 1	0.5125 V	1 1 1 1 0 0 0	0.0000 V
		1 0 0 1 1 1 1	0.5000 V	1 1 1 1 0 0 1	0.0000 V
				1 1 1 1 0 1 0	0.0000 V
				1 1 1 1 0 1 1	0.0000 V
				1 1 1 1 1 0 0	0.0000 V
				1 1 1 1 1 0 1	0.0000 V
				1 1 1 1 1 1 0	0.0000 V
				1 1 1 1 1 1 1	0.0000 V
				**11111111 : 0V power good asserted.	
Active		Deeper Sleep			
DPRSLPVR	0	DPRSLPVR	1		
DPRSTP*	1	DPRSTP*	0		
PSI2*	0 or 1	PSI2*	0 or 1		

*Yonah Processor (2.33 GHz / 800 MHz : TBD)


The diagram illustrates the VCC_CORE power plane layout. It features a top rail connected to VCC_CORE and a bottom rail. Two sense points are marked on the bottom rail: CPU1_VCCSENSE and CPU1_VSSSENSE, both with a 9-B4 42-B4 footprint. The top rail has a series of decoupling capacitors labeled C168 through C174, C169, C165, C166, and C151, all with a 22000nF 6.3V value. The bottom rail has a series of decoupling capacitors labeled C196 through C198, C176, C178, C179, C177, C181, C182, C180, and C183, all with a 22000nF 6.3V value. A 100 1% resistor is shown at the top rail connection point. A 100 1% resistor is shown at the bottom rail connection point. A 20% tolerance is indicated for the capacitors. A red box highlights the area around the CPU1_VCCSENSE and CPU1_VSSSENSE sense points.




IRAW	TERM1	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN MEROM CPU(3/3)	SAMSUNG ELECTRONICS	
CHECK	HJ KIM	DEV. STEP	MP				
APPROVAL	SJ PARK	REV	1.0				
MODULE CODE	LAST EDIT		July 2, 2007 11:28:38 PM				PAGE

Thermal Monitor



- Refer To Thermal Sensor Layout Guidelines.
- Place the Thermal Sensor close to a remote diode.
 - Keep traces away from high voltage (+12V bus)
 - Keep traces away from fast data buses and CRT signal.
 - Use recommended trace widths and spacings (10mil)
 - Place a ground plane under the traces.
 - Use guard traces flanking DXP and DXN and connecting to GND



OTP (NOSTUFF)






FAN Control



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	THERMAL SENSOR/FAN CNTRL	PART NO. BA41-00791A	
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE 11 OF 47		

For heat pipe






PEX1_MIN	Mini Card I/F
PEX1_LAN	LOM I/F
PEX1_EXP	Express Card I/F

MEM1_ADQ(63:0)

17-04





A CHANNEL

U506-3
3 OF 5
RS600ME

B CHANNEL


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Put the AVDD, AVDDI, AVDDQ, PLVDD
decoupling CAPS on the bottom side close to BALLS



STRAP DEFINITIONS FOR THE RS600M	
STRAP PIN	DESCRIPTION
DACHSYN	Enable/Disable integrated graphics. 0 : Enable integrated graphics 1 : Disable integrated graphics
STRP_DATA	Debug strap configuration. This strap should not be set to "0" on production boards. 0 : Select Memory Channel A to be a debug bus 1 : Read debug straps from an external EEPROM, or disable debug mode when an EEPROM is absent.
DACVSYN	Select configuration of the integrated graphics engine. 0 : Reserved 1 : Required setting for the RS600M
DDC_DATA	Select DDR2 or DDR3 signalling level for the memory interface. 0 : DDR3. On DDR3, it is necessary to put an isolation FET in series with the pull-up resistor on this strap to separate it from the I2C circuit during an NB reset 1 : DDR2





DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		RS600ME(4/5)	PART NO.
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			BA41-00791A
						PAGE 15 OF 47



Check low cost 2.2uF

GROUND

U506-5
5 OF 5
RS600ME











J4 Height : 9.2mm

DDR1 Height : 5.2mm


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



Memory Topology

(Dual channel for DDR-II)




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	DDR2 - TERMINATION	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	18	OF 47

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


CHP3_ALINK_RST#
19-C2 20-A4 41-A4
R675 8.2K

U11-1
218S6ECLA21FG
1/4




USB Port 0 : Left side USB Port
USB Port 1 : Express Card
USB Port 4 : 2-in-1 Memory Card
USB Port 5 : Bluetooth I/F
USB Port 8, 9 : Rear side USB Port

3. DCL, DME*, CEVENT4*



DRAW	TERM1	DATE	7/2/2007	TITLE	PRAHA (SRI) POWER SB600(2/4)	SAMSUNG ELECTRONICS	
CHECK	HJ KIM	DEV. STEP	MP				
APPROVAL	SJ PARK	REV	1.0				
PART NO.			BA41-00791A				
MODULE CODE		LAST EDIT		July 2, 2007 11:28:38 PM	PAGE	20	OF 47


U11-3
218S6ECLA21FG
3 / 4



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	SB600(3/4)	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	21	OF 47

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


Confidential



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		SB600(4/4)	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	22 OF 47	

SB600 HAS AN INTERNAL PD FOR AC_SDOUT
SB600 HAS AN INTERNAL PU FOR RTC_CLK

REQUIRED SYSTEM STRAPS




	AC_SDOUT	RTC_CLK	PCI3_CLK4	PCI3_CLK6	PCI3_CLK0	PCI3_CLK1
STRAP HIGH	USE DEBUG STRAPS	INTERNAL RTC	USE INTERNAL PLL48	CPU I/F = K8	ROM TYPE H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	
STRAP LOW	IGNORE DEBUG STRAPS	EXRERNAL RTC (PD on X1, Apply 32KHz to RTC_CLK)	USE EXTERNAL 48MHz	CPU I/F = P4		

DEBUG STRAPS

	PCI3_AD(28)	PCI3_AD(27)	PCI3_AD(26)	PCI3_AD(25)	PCI3_AD(24)	PCI3_AD(23)
STRAP HIGH	USE LONG RESET	USE PCI PLL	USE ACPI BCLK	USE IDE PLL	USE DEFAULT PCIE STRAPS	BOOTFAILTIMER DISABLED
STRAP LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



SPI3_CS#

SB600 prior to A21 : Pulled up to P3.3V_ALW with 1Kohm resistor.
 SB600 A21 and newer : No external pull-up resistor required.

DEBUG CARD CONN




3711-000386/head-bloc-10p-1-80port

- | | | | |
|----|------------------------------------|----|---------------------------------|
| 02 | VERIFY REAL MODE | 66 | CONFIGURE ADVANCE CACHE REG. |
| 03 | DISABLE NMI | 6A | DISPLAY EXTERNAL CACHE SIZE |
| 04 | GET CPU TYPE | 6C | DISPLAY SHADOW MESSAGE |
| 06 | INIT. SYSTEM H/W | 6E | DISPLAY NON-DISPOSABLE SEGMENT |
| 08 | INIT. CHIPSET REG. | 70 | DISPLAY ERROR MESSAGE |
| 09 | SET IN POST FLAG | 72 | CHECK FOR CONFIGURATION ERROR |
| 0A | INIT CPU.REG | 74 | TEST REAL-TIME CLOCK |
| 0B | CPU CACHE ON | 76 | CHECK FOR KEYBOARD EERROR |
| 0C | INIT.CACHE TO POST | 7C | SETUP HARDWARE INTERRUPT VECTOR |
| 0E | INIT. I/O VALUE | 7E | TEST COPROCESSER IF PRESENT |
| 0F | ENABLE THE L-BUS IDE | 80 | DISABLE ON-BOARD I/O PORT |
| 10 | INIT. POWER MANAGER | 82 | DETECT AND INSTALL EXT.RS232C |
| 11 | LOAD ALTERNATE REG. | 84 | DETECT AND INSTALL EXT.PARALLEL |
| 13 | PCI BUS MASTER RESET | 86 | RE-INIT. ON-BOARD I/O PORT |
| | WITH INITIAL POST VALUE | 88 | INIT. BIOS DATA ROM |
| 14 | INIT. KEYBOARD CONTROLLER | 8A | INIT.EXTENDED BIOS DATA AREA |
| 16 | CHECK CHECKSUM | 8C | INIT. FDD CONTROLLER |
| 18 | 8254 TIMER INIT. | 9A | SHADOW OPTION ROMS |
| 1A | 8237 DMA CONTROLLER INIT. | 9C | SETUP POWER MANAGEMENT |
| 1C | RESET INTERRUPT CONTROLLER | 9E | ENABLE HW INTERRUPT |
| 20 | TEST DRAM REFRESH | A0 | SET TIME OF DAY |
| 22 | TEST 8742 KEYBOARD CONTROLLER | A4 | INIT. TYPEMATIC RATE |
| 24 | SET ES SEGMENT REG. TO 4GB | A8 | ERASE F2 PROMPT |
| 26 | ENABLE A20 | AA | SCAN FOR F2 KEY STROKE |
| 28 | AUTO SIZING DRAM | AC | ENTER SETUP |
| 32 | COMPUTE THE CPU SPEED | AE | CLEAR IN POST FLAG |
| 34 | TESET CMOS RAM | B0 | CHECK FOR ERRORS |
| 38 | SHADOW SYSTEM BIOS ROM | B2 | POST DONE-PREPARE TO BOOT O/S |
| 3A | AUTO SIZING CACHE | B4 | ONE BEEP |
| 3C | CONFIGURE ADVANCED CHIPSET REG. | B6 | CHECK PASSWORD (OPTION) |
| 3D | LOAD ALTER REG. WITH CMOS VALUE | B7 | ACPI INIT |
| 42 | INIT. INTERRUPT VECTOR | BA | DMI INIT |
| 44 | INIT. BIOS INTERRUPT | BE | CLEAR SCREEN |
| 46 | CHECK ROM COPYRIGHT NOTICE | C0 | TRY BOOT WITH INT19 |
| 47 | INIT. I20 SUPPORT IF INSTALLED | D0 | INTERRUPT HANDLER ERROR |
| 48 | CHECK VIDEO CONFIGURE AGAINST CMOS | D2 | UNKNOWN INTERRUPT ERROR |
| 49 | INIT. PCI BUS AND DEVICE | D4 | PENDING INTERRUPT ERROR |
| 4A | INIT. ALL VIDEO BIOS ROM | D6 | SHUTDOWN 5 |
| 4C | SHADOW VIDEO BIOS ROM | D8 | SHUTDOWN ERROR |
| 50 | DISPLAY CPU TYPE AND SPEED | DA | EXTENDED BLOCK MOVE |
| 52 | TEST KEYBOARD | DC | SHUTDOWN 10 |
| 54 | SET KEYCLICK IF ENABLED | 89 | ENABLE NMI |
| 56 | ENABLE KEYBOARD | 90 | INIT. HDD CONTROLLER |
| 58 | TEST FOR UNEXPECTED INTERRUPTS | 91 | INIT. LOCAL BUS HDD CONTROLLER |
| 5A | DISPLAY " PRESS SETUP" | 92 | JUMP TO USER PATCH 2 |
| 5C | TEST RAM BETWEEN 512K AND 640K | 94 | DISABLE A20 ADDRESS LINE |
| 60 | TEST EXTENDED MEMORY | 96 | CLEAR HUGE ES SEGMENT REG. |
| 62 | TEST EXTENDED MEMORY ADDRESS LINE | 98 | SEARCH FOR OPTION ROMS |
| 64 | JUMP TO USER PATCH 1 | | |

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	MAIN	MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	SPI ROM & DEBUG PORT	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	24	OF 47

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.





DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	LCD Connector & SPREAD SPECTRUM	BA41-00791A	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	25	OF 47

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.




CRT CONNECTOR



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP			ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		CRT	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	26	OF 47


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.





DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS PART NO. BA41-00791A
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0		EXPRESS CARD	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	27 OF 47	

2 IN 1 CARD



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP			ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		2 in 1 Socket	PART NO.
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM			BA1A-00791A
					PAGE	28 OF 47



7mm Height
Mini PCI Express
PCI Express Mini Card ElectroMechanical Spec. 1.0

4.5mm Height
For MiniCard


DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		MINI CARD	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	29 OF 47	

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


- 1.AGND_AUD IS AUDIO GROUND
2. GND IS DIGITAL GROUND
- 3.AGND_MIC IS MIC GROUND
- 4.AGND_CHS IS CHASS GROUND

ALL TYPE IS 1608





PC BEEP

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN	BA41-00791A	
APPROVAL	SJ PARK	REV	1.0	AUDIO CODEC	PART NO.	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	30	OF 47




AMP_VDD INTERNAL STEREO SPEAKERS




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP		MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		LIMITER & AMP	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	31	OF 47

MIC JACK



HEADPHONE




The traces led to Audio Jacks have the width over 10mil


DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS PART NO. BA41-00791A
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		MIC & HEADPHONE	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	32 OF 47	

Main to HDD

Main to ODD




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP		POWER	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		HDD & ODD	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	33	OF 47



SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP		MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		LAN	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			PART NO. BA41-00791A
						PAGE 35 OF 47

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

Side USB Connector




Connect left side USB GND with CPU GND

Top : 3EA Bottom : 3EA




MDC Connector



Rear USB Connector


Need 4A Routing




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN	USB PORT & MDC Conn.	
APPROVAL	SJ PARK	REV	1.0			PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	36	OF 47

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


KEYBOARD




LED 0801-002195




ADAPTERIN/CHARGING LED




LID SWITCH




Bluetooth Interface Factory Option




TOUCHPAD



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	LED & BLUETOOTH		ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	TOUCHPAD & KBD & LID S/W	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	37	OF 47




DDR2 Power




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP		MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		DDR2 POWER	PART NO.
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			BA41-00791A
						41 OF 47


MICOM RESET




Switched Power On (P3.3V)




Switched Power On (P5V)



Switched Power On (P1.8V)




P1.2V_ALW POWER




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	MAIN	MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	MICOM & SWITCHED POWER	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	43	OF 47


For Debugging




To make up PCI Express 1.5V rail current margin (nostuff)




DATE	7/2/2007	TITLE	PRAHA (SRI)		SAMSUNG	
CHECK	HJ KIM	DEV. STEP	MP		ELECTRONICS	
APPROVAL	SJ PARK	REV	1.0	ICT PORT	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM		PAGE	44 OF 47



System



Board



Located in lower left corner of PCB

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAINBD POWER DRAW & MNT HOLE	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	REV	1.0	PART NO. BA41-00791A
APPROVAL	SJ PARK	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	45	OF 47
MODULE CODE	undefined					

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Samsung
Confidential

REV1
1 O
2 O O3

PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(Y/ M/ MDD)	REVISION	STEP
1	N.C.			
2	1-2			
3	2-3			
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0	TP	PART NO. BA41-00791A	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE 46	OF 47	

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

○AC_SDOUT
○ADT3_SEL
○AUD3_EAPD#
○AUD3_PCBEEP#
○AUD5_LINE_OUT_L
○AUD5_LINE_OUT_R
○AUD5_MONO_OUT
○AUD5_SPK_L+
○AUD5_SPK_L-
○AUD5_SPK_R+
○AUD5_SPK_R-
○AUX_PG
○BAT3_DETECT#
○BAT3_SMCLK#
○BAT3_SMDATA#
○CHP3_ALINK_RST#
○CHP3_AZ_AUD_BCLK
○CHP3_AZ_AUD_RST#
○CHP3_AZ_AUD_SDO
○CHP3_AZ_AUD_SYNC
○CHP3_AZ_MDC_BCLK
○CHP3_AZ_MDC_RST#
○CHP3_AZ_MDC_SDO
○CHP3_AZ_MDC_SYNC
○CHP3_AZ_SDI0
○CHP3_AZ_SDI1
○CHP3_BIOSWP#
○CHP3_DPRSPLVR
○CHP3_NBRST#
○CHP3_SATALED#
○CHP3_SBPME#
○CHP3_SBTMRTRIP#
○CHP3_SERIRQ
○CHP3_SLPS3#
○CHP3_SLPS5#
○CHP3_SPKR
○CHP3_SUSSTAT#
○CPU1_A20M#
○CPU1_ADS#

○CPU1_BNR#
○CPU1_BPRI#
○CPU1_BREQ#
○CPU1_BSEL0
○CPU1_BSEL1
○CPU1_BSEL2
○CPU1_CPURST#
○CLK3_DBG LPC
○CLK3_ICTH4
○CLK3_NB14M
○CLK3_PCLKMICOM
○CLK3_PWRGD#
○CLK3_USB48

○CPU1_DBSY#
○CPU1_DEFFER#
○CPU1_DPRSSTP#
○CPU1_DPSLP#
○CPU1_DPWR#
○CPU1_DRDY#

○CPU1_FERR#
○CPU1_HIT#
○CPU1_HITM#
○CPU1_IGNNE#
○CPU1_INIT#
○CPU1_INTR
○CPU1_LOCK#
○CPU1_NMI
○CPU1_PSI#
○CPU1_PWRGDCPU

○CPU1_RS0#
○CPU1_RS1#
○CPU1_RS2#
○CPU1_SLP#
○CPU1_SMI#
○CPU1_TCK
○CPU1_TDI
○CPU1_TMRTRIP#
○CPU1_TMS
○CPU1_TRDY#
○CPU1_TRST#
○CPU1_VCCSENSE
○CPU1_VID(0)
○CPU1_VID(1)
○CPU1_VID(2)
○CPU1_VID(3)
○CPU1_VID(4)
○CPU1_VID(5)
○CPU1_VID(6)
○CPU1_VSSSENSE
○CPU2_THERM0A
○CPU2_THERM0C
○CPU3_TMRTRIP#
○CRT3_BLUE
○CRT3_DDCCLK
○CRT3_DDCDATA
○CRT3_GREEN
○CRT3_RED
○CRT5_HSYNC
○CRT5_VSYNC
○CTRL18_25
○CTRL12
○EXP3_CLKREQ#
○EXP3_CPEP#

○EXP3_CPUSB#
○EXP3_PERST#
○FANS_FDBACK#
○FANS_VDD
○GPI01
○HP_OUT_L
○HP_OUT_R
○ITP3_DBRESET#
○ITP3_SYSRST#
○JCK_SENS_A
○JCK_SENS_HP#
○JCK_SENS_MIC#
○KBC3_1.8V_EN#
○KBC3_A20G
○KBC3_BKLTON
○KBC3_CAPSLED#
○KBC3_CMOEN
○KBC3_CPURST#
○KBC3_EXTSMI#
○KBC3_LED_ACIN#
○KBC3_LED_CHARGE#
○KBC3_LED_POWER#
○KBC3_NBPRGD
○KBC3_NUMLED#
○KBC3_PWRBTN#
○KBC3_PWRON
○KBC3_SMRST#
○KBC3_RST#
○KBC3_RUNSCI#
○KBC3_SCLED#
○KBC3_SMCLK#
○KBC3_SMDATA#
○KBC3_SUSPWON
○KBC3_THERM_SMCLK
○KBC3_THERM_SMDATA
○KBC3_VRON
○KBC3_WAKESCI#
○KBC5_KSI(0)
○KBC5_KSI(1)
○KBC5_KSI(2)
○KBC5_KSI(3)
○KBC5_KSI(4)
○KBC5_KSI(5)
○KBC5_KSI(6)
○KBC5_KSI(7)
○KBC5_KSO(0)
○KBC5_KSO(1)
○KBC5_KSO(10)
○KBC5_KSO(11)
○KBC5_KSO(12)
○KBC5_KSO(13)
○KBC5_KSO(14)
○KBC5_KSO(15)
○KBC5_KSO(2)
○KBC5_KSO(3)
○KBC5_KSO(4)
○KBC5_KSO(5)
○KBC5_KSO(6)
○KBC5_KSO(7)
○KBC5_KSO(8)
○KBC5_KSO(9)
○KBC5_TCLK
○KBC5_TDATA

○LAN3_VPDCLK
○LAN3_VPDDATA
○LAN3_WAKE#

○LCD3_BKLCTRL
○LCD3_BKLTON

○LCD3_BKLTON
○LCD3_EDID_CLK
○LCD3_EDID_DATA
○LCD3_VDDEN
○LID3_SWITCH#
○LPC3_LAD(0)
○LPC3_LAD(1)
○LPC3_LAD(2)
○LPC3_LAD(3)
○LPC3_LFRAME#
○MCD3_SDCD#
○MCD3_SDCCLK
○MCD3_SDCMD0
○MCD3_SDDATA0
○MCD3_SDDATA1
○MCD3_SDDATA2
○MCD3_SDDATA3
○MCD3_SOWP

○MIC1
○MIC2
○MINIPCIE3_CLKREQ#
○MIO3_BUTTON#

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP			ELECTRONICS
APPROVAL	SJ PARK	REV	1.0			PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	47	OF 47

