


JV50-CP Block Diagram

Project code: 91.4GD01.001
PCB P/N : 48.4GD01.0SB
REVISION : SB 09285



CPU DC/DC	
ISL62882	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 47, 48
SYSTEM DC/DC	
TPS51123	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 49
SYSTEM DC/DC	
TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 50
SYSTEM DC/DC	
TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 50
SYSTEM DC/DC	
TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 51
RT9025	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0 50
G2997	
INPUTS	OUTPUTS
1D5V_S3	0D75_S0 52
SYSTEM DC/DC	
ISL62881	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 54
SYSTEM DC/DC	
TPS51117	
INPUTS	OUTPUTS
DCBATOUT	+VGA_CORE 55
CHARGER	
ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 53

PCB STACKUP	
TOP	_____
GND	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPI015	Weak internal pull-down. Do not pull high.
GPI08	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2






USB Table

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

ENG DIS MADSION SAMSUNG


Title		Table of Content	
Size A3	Document Number	Rev	SA
Date: Tuesday, August 18, 2009		Sheet 2 of	57



FSC	0	1
SPEED	133MHz (Default)	100MHz




ENG DIS MADSION SAMSUNG




62.10055.321
2ND = 62.10055.321

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU (1/7)	
Size	Document Number
A3	JV50-CP
Date: Thursday, September 03, 2009	Sheet 4 of 57
Rev	SA






VCC_CORE

PROCESSOR CORE POWER

52A



VCC_CORE

CPU1F

AUBURNDALE

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE


SENSE

- AG35
- AG34
- AG33
- AG32
- AG31
- AG30
- AG29
- AG28
- AG27
- AG26
- AF35
- AF34
- AF33
- AF32
- AF31
- AF30
- AF29
- AF28
- AF27
- AF26
- AD35
- AD34
- AD33
- AD32
- AD31
- AD30
- AD29
- AD28
- AD27
- AD26
- AC35
- AC34
- AC33
- AC32
- AC31
- AC30
- AC29
- AC28
- AC27
- AC26
- AA35
- AA34
- AA33
- AA32
- AA31
- AA30
- AA29
- AA28
- AA27
- AA26
- Y35
- Y34
- Y33
- Y32
- Y31
- Y30
- Y29
- Y28
- Y27
- Y26
- V35
- V34
- V33
- V32
- V31
- V30
- V29
- V28
- V27
- V26
- U35
- U34
- U33
- U32
- U31
- U30
- U29
- U28
- U27
- U26
- R35
- R34
- R33
- R32
- R31
- R30
- R29
- R28
- R27
- R26
- P35
- P34
- P33
- P32
- P31
- P30
- P29
- P28
- P27
- P26


6 OF 9

- VTT0
- AH14
- AH12
- AH11
- AH10
- J14
- J13
- H14
- H12
- G14
- G13
- G12
- F14
- F13
- E12
- E11
- E14
- E12
- D14
- D12
- D11
- C14
- C13
- C12
- C11
- B14
- B12
- A14
- A13
- A12
- A11

- VTT0
- AF10
- AE10
- AC10
- AB10
- Y10
- W10
- U10
- T10
- J12
- J11
- J16
- J15






1D05V_VTT



SRNOJ-10-GP-U

The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title


Size Document Number

Custom

Rev


SA

Date: Thursday, September 03, 2009 Sheet 7 of 57



2ND = 62.10055.321

62.10055.321




2ND = 62.10055.321

62.10055.321


ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU (6/7)		
Size	Document Number	Rev
A3	JV50-CP	SA
Date:	Wednesday, August 26, 2009	Sheet 9 of 57

SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



SB 0817



CPU1E
5 OF 9

AUBURDALE

RSVD#AP25
RSVD#AL25
RSVD#AL24
RSVD#AL22
RSVD#AJ33
RSVD#AG9
RSVD#M27
RSVD#L28
SA_DIMM_VREF#
SB_DIMM_VREF#
RSVD#G25
RSVD#G17
RSVD#E31
RSVD#E30

RESERVED


RSVD#AJ13
RSVD#AJ12
RSVD#AH25
RSVD#AK26
RSVD#AL26
RSVD_NCTF#AR2
RSVD#AJ26
RSVD#AJ27

RSVD#AL28
RSVD#AL29
RSVD#AP30
RSVD#AP32
RSVD#AL27
RSVD#AT31
RSVD#AT32
RSVD#AP33
RSVD#AR33


RSVD#AR32
RSVD_TP#E15
RSVD_TP#F15
KEY
RSVD#D15
RSVD#C15
RSVD#AJ15
RSVD#AH15

RSVD_TP#AA5
RSVD_TP#AA4
RSVD_TP#R8
RSVD_TP#AD3
RSVD_TP#AD2
RSVD_TP#AA2
RSVD_TP#AA1
RSVD_TP#R9
RSVD_TP#AG7
RSVD_TP#AE3

RSVD_TP#V4
RSVD_TP#V5
RSVD_TP#N2
RSVD_TP#AD5
RSVD_TP#AD7
RSVD_TP#W3
RSVD_TP#W2
RSVD_TP#N3
RSVD_TP#AE5
RSVD_TP#AD9




VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.






2ND = 62.10055.321

62.10055.321

CATHERINE#2177



SA 0623



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled


CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (7/7)	
Size A3	Document Number JV50-CP
Date: Thursday, September 03, 2009	Rev SA
Sheet 10 of 57	













Title			
PCH (5/9)			
Size A3	Document Number		Rev
	JV50-CP		SA
Date:	Thursday, September 03, 2009	Sheet 15 of	57

GPIO8 has a weak[20K] internal pull up.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.











ENG DIS MADSON SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (9/9)**

Size: A3 Document Number: **JV50-CP** Rev: **SA**



Date: Tuesday, August 18, 2009 Sheet 19 of 57



Place these caps close to VTT1 and VTT2.




REVERSE TYPE



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32




Layout Note:
Place these Caps near SO-DIMMA.


ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 80, Sec.1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DDRIII Socket DM1	
Size	Document Number
Custom	JV50-CP
Date:	Thursday, September 03, 2009
Sheet	20 of 57
Rev	SA


H=9.2mm 2ND=62.10017.N61




SB 0817



SB 0817



Place these caps close to VTT1 and VTT2.



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34



H = 5.2mm

DDR3-204P-S2-GP

62.10017.P61

2ND = 62.10017.N41

REVERSE TYPE






ENG DIS MADSION SAMSUNG



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		DDRIII Socket DM2	
Size	Document Number	Rev	SA
Custom		JV50-CP	
Date:	Thursday, September 03, 2009	Sheet	21 of 57





FUNCTION TABLE		
SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMD5n+ TMDSn- = ATMD5n- TMDSCLK+ = ATMD5CLK+ TMDSCLK- = ATMD5CLK- BTMD5n+ = High Impedance BTMD5n- = High Impedance BTMD5CLK+ = High Impedance BTMD5CLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMD5n+ TMDSn- = BTMD5n- TMDSCLK+ = BTMD5CLK+ TMDSCLK- = BTMD5CLK- ATMD5n+ = High Impedance ATMD5n- = High Impedance ATMD5CLK+ = High Impedance ATMD5CLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-




E	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

LCD/INVERTER/CCD CONN



modify by RF



SB 0812

Internal Mic



ENG DIS MADSION SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

LCD CONN

Size

Document Number

JV50-CP


Date: Thursday, September 03, 2009

Sheet 23

Rev


61

Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:
*** Must be a ground return path between this ground and the ground on the VGA connector.**
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




L=>B0 -DIS Hsync & Vsync level shift 5


15,22,23 dGPU_SELECT#>>

For DIS CRT

For UMA CRT



DDC_CLK & DATA level shift



ENG DIS MADSION SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title _____

CRT CONN


JV50-CP	SA
----------------	-----------

Date: Thursday, September 03, 2009 Sheet 24 of 61

Sheet	24	of	61
-------	----	----	----




SATA Connector



ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	JV50-CP		SA
Date:	Thursday, September 03, 2009	Sheet 26 of	61


ODD Connector





ENG DIS MADSION SAMSUNG


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ODD			
Size	Document Number		Rev
	JV50-CP		SA
Date: Thursday, September 03, 2009		Sheet 27 of 61	

A




Sheet 28 of 61













- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.





LAN Connector



LAN Connector








SB 0814

GAIN SETTING




GAIN0	GAIN1	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO AMP	
Size	Document Number
JV50-CP	
Date: Thursday, September 03, 2009	Sheet 33 of 61
Rev	SA


LINE IN






LINE OUT



MIC IN



Internal Speaker




ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title			AUDIO jack
Size	Document Number	Rev	SA
Date: Thursday, September 03, 2009	Sheet 34 of 61		JV50-CP

MDC 1.5 CONN




ENG DIS MADSION SAMSUNG


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC			
Size	Document Number		Rev
	JV50-CP		SA
Date: Thursday, September 03, 2009			
Sheet 35 of 61			



5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)




C631 near CARD1 pin23



2nd = 20.10079.011

20.10109.001


EMI capacitor




ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Cardreader	
Size	Document Number
Date: Thursday, September 03, 2009	Sheet 36 of 55
Rev	SA


Mini Card Connector(WLAN) Support debug-card





Place near MINI1



Mini Card Connector(Robson2 and 3G)



Place near MINIC2



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARDSize
A3





Document Number

JV50-CP

Date: Thursday, September 03, 2009


Sheet 37 of 61

Rev
SA




ENG DIS MADISON SAMSUNG


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thermal/Fan Connector			
Size	Document Number	Rev	SA
JV50-CP			
Date: Thursday, September 03, 2009			
Sheet 39		of 57	





EC BIOS Flash ROM



System BIOS Flash ROM



GOLDEN FINGER FOR DEBUG BOARD




ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	BIOS	Rev	SA
Size	Document Number		
Date:	Thursday, September 03, 2009	Sheet	41 of 57
	JV50-CP		

TOUCH PAD



Finger printer



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Touch PAD and FP

Size Document Number

JV50-CP


Rev

SA






Date: Thursday, September 03, 2009

Sheet 43 of 61

LED



Run Power

Aux Power 3D3V_AUX_S5

ENG DIS MADSION SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.









Title	
-------	--



RUN POWER and 3D3V AUX S5

Size	Document Number	Rev
------	-----------------	-----

Size	Document Number	Rev
	1V50 CB	SA

	JV50-CP	SA
Date: Thursday, September 02, 2022	Sheet: 45 of 53	






ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		ISL62882 CPU CORE (1/2)	
Size	Document Number	Rev	SA
Date: Thursday, September 03, 2009		Sheet 48	of 57


RT8209E for 1D05V



Title			
APW7141 1D5V / RT8209B 1D05V			
Size	Document Number	Rev	
	JV50-CP		SA
Date:	Thursday, September 03, 2009	Sheet 50 of	57









ENG DIS MADSON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	ISL62881 +VCC GFXCORE		
Size	Document Number	JV50-CP	Rev
C			SB
Date:	Thursday, September 03, 2009	Sheet	54 of 45






BATTERY CONNECTOR




ENG DIS MADSION SAMSUNG


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title AD/BATT CONN			
Size	Document Number JV50-CP		Rev SA
Date	Thursday, September 03, 2009		Sheet 57 of 61




CPU




PCH









VGA



MDC




MINICARD



ENG DIS MADSION SAMSUNG


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
EMI/Spring/Boss			
Size	Document Number	Rev	SA
JV50-CP			
Date:	Thursday, September 03, 2009	Sheet 58 of	61



ENG DIS MADSION SAMSUNG



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AFTE TP			
Size	Document Number		Rev
	JV50-CP		SA
Date:	Thursday, September 03, 2009		Sheet 59 of 57

The schematic shows the 3D3V_VGA discharge circuit. It includes a green box at the top labeled "DIS_ONLY" containing components R676 and Q85. The main circuit area is enclosed in a dashed rectangle labeled "3D3V_VGA discharge CKT". Key components include resistors R671, R614, R657, and R670; transistors Q45, Q47, Q46, Q37, and Q85; and diodes D1 and D2. Signal lines are labeled 3D3V_S0, 3D3V_VGA, DGPIU_3D3V_DIS, DGPIU_3D3V_EN, DGPIU_PWR_EN, and R_EN#. Annotations such as "Do Not Stuff", "2ND = 84.27002.N31", and "PX" are present throughout the diagram.


[illegible]



4 PEG_TXP[15..0] << PEG_TXP[15..0]
4 PEG_TXN[15..0] << PEG_TXN[15..0]

4 PEG_RXP[15..0] << PEG_RXP[15..0]
4 PEG_RXN[15..0] << PEG_RXN[15..0]







Layout notice:
It should be place near HDMI connector





DDR3



ENG DIS MADSION SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(1/4)			
Size A3	Document Number		Rev SB
JV50-CP			
Date: Thursday, September 03, 2009	Sheet	67	of 68

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

66,68 DQMA[0..7] <<>


66,68 RDQSA[0..7] <<>

66,68 WDQSA[0..7] <<>

66,68 MAA[0..12] <<> MAA[0..12]


66,68 MDA[0..63] <<> MDA[0..63]

DDR3




Madison

72.41164.H0U



Madison

72.41164.H0U



ENG DIS MADISON SAMSUNG


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VRAM(2/4)
Size	Document Number	Rev	SB
A3			
Date: Thursday, September 03, 2009			Sheet 68 of 68


SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

66,67 DQMA#[0..7] <<>>
66,67 RDQSA#[0..7] <<>>
66,67 WDQSA#[0..7] <<>>
66,67 MAA[0..12] <<>>
66,67 MDA[0..63] <<>>



DDR3



DIS
72.41164.H0U



DIS
72.41164.H0U



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

66,70 DQMB#[0..7] <<>>
66,70 RDQS8[0..7] <<>>
66,70 WDQS8[0..7] <<>>
66,70 MAB[0..12] <<>>
66,70 MDB[0..63] <<>>

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM(3/4)		
Size	Document Number	Rev
A3	JV50-CP	SB
Date:	Thursday, September 03, 2009	Sheet 69 of 68

DDR3

DIS

72.41164.H0U


SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

DIS

72.41164.H0U

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM(4/4)		
Size	Document Number	Rev
A3	JV50-CP	SB
Date:	Thursday, September 03, 2009	Sheet 70 of 68



DDR3

FBRAM7

1D5V_VGA K8 VDD DQL0 E3 MDB40
K2 VDD DQL1 F7 MDB44
N1 VDD DQL2 F2 MDB41
R9 VDD DQL3 F8 MDB46
B2 VDD DQL4 H3 MDB42
D9 VDD DQL5 H8 MDB45
G2 VDD DQL6 G2 MDB43
R1 VDD DQL7 H7 MDB47
N9 VDD

1D5V_VGA A8 VDDQ DQU0 D7 MDB63
A1 VDDQ DQU1 C3 MDB59
C1 VDDQ DQU2 C8 MDB61
C9 VDDQ DQU3 C2 MDB60
D2 VDDQ DQU4 A7 MDB58
E9 VDDQ DQU5 A2 MDB56
F1 VDDQ DQU6 B8 MDB62
H9 VDDQ DQU7 A3 MDB57
H2 VDDQ

MAB_VREF34 H1 VREFDQ RDQS#7 66
MAB_ZQ2 L8 ZQ WDQS#7 66

R765 243R2F-2-GP DIS

MAB0 N3 A0
MAB1 P7 A1
MAB2 P3 A2
MAB3 N2 A3
MAB4 P8 A4
MAB5 P2 A5
MAB6 R8 A6
MAB7 R2 A7
MAB8 T8 A8
MAB9 R3 A9
MAB10 L7 A10/AP
MAB11 R7 A11
MAB12 N7 A12/BC#
MAB13 M7 A13 NC#M7

66,69 BB0 >> BB0 M2 BA0
66,69 BB1 >> BB1 N8 BA1
66,69 BB2 >> BB2 M3 BA2

66 CLKB1 << CLKB1 J7 CK
66 CLKB1# << CLKB1# K7 CK#

66 KEB1 << KEB1 K9 CKE

66 DQMB#7 << DQMB#7 D3 DMU
66 DQMB#5 << DQMB#5 E7 DML

66 WEB1# << CASB1# L3 WE#
66 CASB1# << CASB1# K3 CAS#
66 RASB1# << RASB1# J3 RAS#

K4W1G1646E-HC12-GP GP

DIS

72.41164.H0U

SAMSUNG: 72.41164.H0U
HYUNIX: 72.51G63.C0U

66,69 DQMB#[0..7] <<
66,69 RDQS#[0..7] <<
66,69 WDQS#[0..7] <<
66,69 MAB[0..12] << MAB[0..12]
66,69 MDB[0..63] << MDB[0..63]

FBRAM8

1D5V_VGA K8 VDD DQL0 E3 MDB52
K2 VDD DQL1 F7 MDB51
N1 VDD DQL2 F2 MDB55
R9 VDD DQL3 F8 MDB50
B2 VDD DQL4 H3 MDB53
D9 VDD DQL5 H8 MDB49
G2 VDD DQL6 G2 MDB54
R1 VDD DQL7 H7 MDB48
N9 VDD

1D5V_VGA A8 VDDQ DQU0 D7 MDB35
A1 VDDQ DQU1 C3 MDB38
C1 VDDQ DQU2 C8 MDB32
C9 VDDQ DQU3 C2 MDB39
D2 VDDQ DQU4 A7 MDB34
E9 VDDQ DQU5 A2 MDB36
F1 VDDQ DQU6 B8 MDB33
H9 VDDQ DQU7 A3 MDB37
H2 VDDQ

MAB_VREF34 H1 VREFDQ RDQS#4 66
MAB_ZQ3 L8 ZQ WDQS#4 66

R764 243R2F-2-GP DIS

MAB0 N3 A0
MAB1 P7 A1
MAB2 P3 A2
MAB3 N2 A3
MAB4 P8 A4
MAB5 P2 A5
MAB6 R8 A6
MAB7 R2 A7
MAB8 T8 A8
MAB9 R3 A9
MAB10 L7 A10/AP
MAB11 R7 A11
MAB12 N7 A12/BC#
MAB13 M7 A13 NC#M7

66,69 BB0 >> BB0 M2 BA0
66,69 BB1 >> BB1 N8 BA1
66,69 BB2 >> BB2 M3 BA2

66 CLKB1 << CLKB1 J7 CK
66 CLKB1# << CLKB1# K7 CK#

66 KEB1 << KEB1 K9 CKE

66 DQMB#4 << DQMB#4 D3 DMU
66 DQMB#6 << DQMB#6 E7 DML

66 WEB1# << CASB1# L3 WE#
66 CASB1# << CASB1# K3 CAS#
66 RASB1# << RASB1# J3 RAS#

K4W1G1646E-HC12-GP GP

DIS

72.41164.H0U

66,69 DQMB#[0..7] <<
66,69 RDQS#[0..7] <<
66,69 WDQS#[0..7] <<
66,69 MAB[0..12] << MAB[0..12]
66,69 MDB[0..63] << MDB[0..63]

CLKB1#

CLKB1

R762 56R2F-1-GP DIS

R763 56R2F-1-GP DIS

C995 SCD01U50V2KX-1GP DIS

1D5V_VGA

R767 1K05R2F-GP DIS

MAB_VREF34

R766 1K05R2F-GP DIS

C984 SCD01U50V2KX-1GP DIS

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VRAM(4/4)		
Size A3	Document Number JV50-CP	Rev SB
Date: Thursday, September 03, 2009 Sheet 70 of 68		

DDR3

DDR3

FBRAM7

1D5V_VGA

1D5V_VGA

MAB_VREF34

R765 243R2F-2-GP

DIS

MAB0 N3 A0

MAB1 P7 A1

MAB2 P3 A2

MAB3 N2 A3

MAB4 P8 A4

MAB5 P2 A5

MAB6 R8 A6

MAB7 R2 A7

MAB8 T8 A8

MAB9 R3 A9

MAB10 L7 A10/AP

MAB11 R7 A11

MAB12 N7 A12/BC#

MAB13 T3 A13

M7 NCM7

66,69 BB0 M2 BA0

66,69 BB1 N8 BA1

66,69 BB2 M3 BA2

66 CLKB1 CLKB1# J7 CK

66 CLKB1# CLKB1# K7 CK#

66 CKEB1 CKEB1 K9 CKE

66 DQMB#7 DQMB#7 D3 DMU

66 DQMB#5 DQMB#5 E7 DML

66 WEB1# WEB1# L3 WE#

66 CASB1# CASB1# K3 CAS#

66 RASB1# RASB1# J3 RAS#

K4W1G1646E-HC12-GP

DIS

72.41164.H0U

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

66,69 DQMB#7 DQMB#7 D3 DMU

66,69 RDQSB7 RDQSB7 D3 DMU

66,69 WDQSB7 WDQSB7 D3 DMU

66,69 MAB[0..12] MAB[0..12] L3 WE#

66,69 MDB[0..63] MDB[0..63] K3 CAS#

FBRAM8

1D5V_VGA

1D5V_VGA

MAB_VREF34

R764 243R2F-2-GP

DIS

MAB0 N3 A0

MAB1 P7 A1

MAB2 P3 A2

MAB3 N2 A3

MAB4 P8 A4

MAB5 P2 A5

MAB6 R8 A6

MAB7 R2 A7

MAB8 T8 A8

MAB9 R3 A9

MAB10 L7 A10/AP

MAB11 R7 A11

MAB12 N7 A12/BC#

MAB13 T3 A13

M7 NCM7

66,69 BB0 M2 BA0

66,69 BB1 N8 BA1

66,69 BB2 M3 BA2

66 CLKB1 CLKB1# J7 CK

66 CLKB1# CLKB1# K7 CK#

66 CKEB1 CKEB1 K9 CKE

66 DQMB#4 DQMB#4 D3 DMU

66 DQMB#6 DQMB#6 E7 DML

66 WEB1# WEB1# L3 WE#

66 CASB1# CASB1# K3 CAS#

66 RASB1# RASB1# J3 RAS#

K4W1G1646E-HC12-GP

DIS

72.41164.H0U

66,69 DQMB#4 DQMB#4 D3 DMU

66,69 RDQSB8 RDQSB8 D3 DMU

66,69 WDQSB8 WDQSB8 D3 DMU

66,69 MAB[0..12] MAB[0..12] L3 WE#

66,69 MDB[0..63] MDB[0..63] K3 CAS#

CLKB1#

CLKB1

R762 56R2F-1-GP

R763 56R2F-1-GP

C995 SCD01U50V2KX-1GP

DIS

1D5V_VGA

R767 1K05R2F-GP

DIS

MAB_VREF34

R768 1K05R2F-GP




DIS

C994 SCD01U50V2KX-1GP

DIS

ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: VRAM(4/4)			
Size: A3	Document Number: JV50-CP	Rev: SB	
Date: Thursday, September 03, 2009	Sheet: 70	of: 68	



DDR3

FBRAM7

1D5V_VGA K8 VDD DQL0 E3 MDB40
K2 VDD DQL1 F7 MDB44
N1 VDD DQL2 F2 MDB41
R9 VDD DQL3 F8 MDB46
B2 VDD DQL4 H3 MDB42
D9 VDD DQL5 H8 MDB45
G7 VDD DQL6 G2 MDB43
R1 VDD DQL7 H7 MDB47
N9 VDD

1D5V_VGA A8 VDDQ DQU0 D7 MDB63
A1 VDDQ DQU1 C3 MDB59
C1 VDDQ DQU2 C8 MDB61
C9 VDDQ DQU3 C2 MDB60
D2 VDDQ DQU4 A7 MDB58
E9 VDDQ DQU5 A2 MDB56
F1 VDDQ DQU6 B8 MDB62
H9 VDDQ DQU7 A3 MDB57
H2 VDDQ

MAB_VREF34 H1 VREFDQ RDQS#7 66
MAB_ZQ2 L8 ZQ WDQS#7 66

R765 243R2F-2-GP DIS

MAB0 N3 A0
MAB1 P7 A1
MAB2 P3 A2
MAB3 N2 A3
MAB4 P8 A4
MAB5 P2 A5
MAB6 R8 A6
MAB7 R2 A7
MAB8 T8 A8
MAB9 R3 A9
MAB10 L7 A10/AP
MAB11 R7 A11
MAB12 N7 A12/BC#
MAB13 M7 A13 NC#M7

66,69 BB0 >> BB0 M2 BA0
66,69 BB1 >> BB1 N8 BA1
66,69 BB2 >> BB2 M3 BA2

66 CLKB1 << CLKB1 J7 CK
66 CLKB1# << CLKB1# K7 CK#

66 CKEB1 << CKEB1 K9 CKE

66 DQMB#7 << DQMB#7 D3 DMU
66 DQMB#5 << DQMB#5 E7 DML

66 WEB1# << WEB1# L3 WE#
66 CASB1# << CASB1# K3 CAS#
66 RASB1# << RASB1# J3 RAS#

K4W1G1646E-HC12-GP GP

DIS

72.41164.H0U

SAMSUNG: 72.41164.H0U
HYUNIX: 72.51G63.C0U

66,69 DQMB#[0..7] <<
66,69 RDQS#[0..7] <<
66,69 WDQS#[0..7] <<
66,69 MAB[0..12] << MAB[0..12]
66,69 MDB[0..63] << MDB[0..63]

FBRAM8

1D5V_VGA K8 VDD DQL0 E3 MDB52
K2 VDD DQL1 F7 MDB51
N1 VDD DQL2 F2 MDB55
R9 VDD DQL3 F8 MDB50
B2 VDD DQL4 H3 MDB53
D9 VDD DQL5 H8 MDB49
G7 VDD DQL6 G2 MDB54
R1 VDD DQL7 H7 MDB48
N9 VDD

1D5V_VGA A8 VDDQ DQU0 D7 MDB35
A1 VDDQ DQU1 C3 MDB38
C1 VDDQ DQU2 C8 MDB32
C9 VDDQ DQU3 C2 MDB39
D2 VDDQ DQU4 A7 MDB34
E9 VDDQ DQU5 A2 MDB36
F1 VDDQ DQU6 B8 MDB33
H9 VDDQ DQU7 A3 MDB37
H2 VDDQ

MAB_VREF34 H1 VREFDQ RDQS#4 66
MAB_ZQ3 L8 ZQ WDQS#4 66

R764 243R2F-2-GP DIS

MAB0 N3 A0
MAB1 P7 A1
MAB2 P3 A2
MAB3 N2 A3
MAB4 P8 A4
MAB5 P2 A5
MAB6 R8 A6
MAB7 R2 A7
MAB8 T8 A8
MAB9 R3 A9
MAB10 L7 A10/AP
MAB11 R7 A11
MAB12 N7 A12/BC#
MAB13 M7 A13 NC#M7

66,69 BB0 >> BB0 M2 BA0
66,69 BB1 >> BB1 N8 BA1
66,69 BB2 >> BB2 M3 BA2

66 CLKB1 << CLKB1 J7 CK
66 CLKB1# << CLKB1# K7 CK#

66 CKEB1 << CKEB1 K9 CKE

66 DQMB#4 << DQMB#4 D3 DMU
66 DQMB#6 << DQMB#6 E7 DML

66 WEB1# << WEB1# L3 WE#
66 CASB1# << CASB1# K3 CAS#
66 RASB1# << RASB1# J3 RAS#

K4W1G1646E-HC12-GP GP

DIS

72.41164.H0U

66,69 DQMB#[0..7] <<
66,69 RDQS#[0..7] <<
66,69 WDQS#[0..7] <<
66,69 MAB[0..12] << MAB[0..12]
66,69 MDB[0..63] << MDB[0..63]

CLKB1#

CLKB1

DIS

R762 56R2F-1-GP

R763 56R2F-1-GP

C995 SCD01U50V2KX-1GP DIS

1D5V_VGA

R767 1K05R2F-GP DIS

MAB_VREF34

R766 1K05R2F-GP DIS

C984 SCD01U50V2KX-1GP DIS

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title VRAM(4/4)

Size A3	Document Number JV50-CP	Rev SB
---------	-------------------------	--------

Date: Thursday, September 03, 2009 Sheet 70 of 68

[illegible][illegible]

5	4	3	2	1
D				D
C				C
B				B
A				A

ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Modify History			
Size	Document Number		Rev
	JV50-CP		SA
Date:	Tuesday, August 18, 2009	Sheet 71 of	57