

CICHLID

CPU : BANIAS/DOTHAN
Chip Set : MCH-M ODEM+
Remarks : TEMP


Model Name : CICHLID MAIN
PBA Name : BA92-02649A
PCB Code : BA41-00392A
Dev. Step : MP
Revision : 1.0

DRAW	CHECK	APPROVAL

Table of Contents

1.	COVER	--(SHEET1)
2.	BLOCK DIAGM	--(SHEET2)
3.	BOARD INFORMATION	--(SHEET3)
4.	CLOCK GENERATOR	--(SHEET4)
5.	BANIAS CPU	--(SHEET5/6)
6.	THERMAL SENSOR	--(SHEET7)
7.	MCH-M <ODEM>	--(SHEET8/9/10)
8.	DDR SODIMM	--(SHEET11)
9.	DDR S/P TERMINATION	--(SHEET12/13)
10.	ICH-4	--(SHEET14/15/16)
11.	FWH	--(SHEET17)
12.	NVIDIA MAP34	--(SHEET18/19/20)
13.	LCD INTERFACE	--(SHEET21)
14.	CARDBUS & 1394	--(SHEET22/23)
15.	MINI PCI	--(SHEET24)
16.	AUDIO	--(SHEET25)
17.	BAY CONNECTOR	--(SHEET26)
18.	MICOM	--(SHEET27)
19.	BROADCOM LAN &MDC	--(SHEET28)
20.	USB,CRT,MDC-	--(SHEET29)
21.	B'D TO B'D CONNECTOR	--(SHEET30)
22.	DDR & VIDEO POWER	--(SHEET31)
23.	MICOM & P12V & BBVL+ POWER	--(SHEET32)
24.	CHARGER	--(SHEET33)
25.	1.5 2.5 3.3V POWER	--(SHEET34)
26.	CPU POWER	--(SHEET35)
27.	VCCP & MCH POWER	--(SHEET36)
28.	SWITCHED POWER	--(SHEET37)
30.	MOUNT HOLE & REV	--(SHEET38)
31.	Graphic Core Voltage	--(SHEET39)

DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG
CHECK	H.S., OH	DEV. STEP	MP			ELECTRONICS
APPROVAL	H.S., KIM	REV	1.0	COVER		PART NO. BA41-00392A
MODULE CODE		LAST EDIT	March, 30, 2004 10:12:30 AM	PAGE	1 OF	41



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

PCI Devices

Devices	IDSEL#	REQ/GNT#	Interrupts
Cardbus	AD19	0	A,B,C
LAN	AD21	3	D
MiniPCI SLOT1	AD23	2	E,F
USB	AD29(internal)	-	USB2.0 #0 : A USB2.0 #1 : D USB2.0 #2 : C
Hub to PCI	AD30(internal)	-	-
LPC bridge/IDE/AC97/SMBUS	AD31(internal)	-	B
AGP	AD17(internal)	-	A,B
Internal MAC	AD24(internal)	-	E
AC Link	-	-	B
PCI SLOT	AD20	-	A,B,C,D

CPU Core Voltage Table

VID5	VID4	VID3	VID2	VID1	VID0	Voltage	VID5	VID4	VID3	VID2	VID1	VID0	Voltage
0	0	0	0	0	0	1.708 V	1	0	0	0	0	0	1.196 V
0	0	0	0	0	1	1.692 V	1	0	0	0	0	1	1.180 V
0	0	0	0	0	1	1.676 V	1	0	0	0	1	0	1.164 V
0	0	0	0	0	1	1.660 V	1	0	0	0	1	1	1.148 V
0	0	0	0	1	0	1.644 V	1	0	0	1	0	0	1.132 V
0	0	0	1	0	1	1.628 V	1	0	0	1	0	1	1.116 V
0	0	0	1	1	0	1.612 V	1	0	0	1	1	0	1.100 V
0	0	1	1	1	1	1.596 V	1	0	0	1	1	1	1.084 V
0	0	1	0	0	0	1.580 V	1	0	1	0	0	0	1.068 V
0	0	1	0	0	1	1.564 V	1	0	1	0	0	1	1.052 V
0	0	1	0	1	0	1.548 V	1	0	1	0	1	0	1.036 V
0	0	1	0	1	1	1.532 V	1	0	1	0	1	1	1.020 V
0	0	1	1	1	0	1.516 V	1	0	1	1	0	1	1.004 V
0	0	1	1	1	1	1.500 V	1	0	1	1	1	0	0.988 V
0	0	1	1	1	0	1.484 V	1	0	1	1	1	0	0.972 V
0	0	1	1	1	1	1.468 V	1	0	1	1	1	1	0.956 V
0	1	0	0	0	0	1.452 V	1	1	0	0	0	0	0.940 V
0	1	0	0	0	1	1.436 V	1	1	0	0	0	1	0.924 V
0	1	0	0	1	0	1.420 V	1	1	0	0	1	0	0.908 V
0	1	0	0	1	1	1.404 V	1	1	0	0	1	1	0.892 V
0	1	0	1	0	0	1.388 V	1	1	0	1	0	0	0.876 V
0	1	0	1	1	0	1.372 V	1	1	0	1	1	0	0.860 V
0	1	0	1	1	1	1.356 V	1	1	0	1	1	1	0.844 V
0	1	0	1	1	1	1.340 V	1	1	0	1	1	1	0.828 V
0	1	0	1	1	0	1.324 V	1	1	1	0	0	0	0.812 V
0	1	1	0	0	0	1.308 V	1	1	1	0	0	1	0.796 V
0	1	1	0	0	1	1.292 V	1	1	1	0	1	0	0.780 V
0	1	1	0	1	0	1.276 V	1	1	1	0	1	1	0.764 V
0	1	1	1	0	0	1.260 V	1	1	1	1	0	0	0.748 V
0	1	1	1	1	0	1.244 V	1	1	1	1	1	0	0.732 V
0	1	1	1	1	1	1.228 V	1	1	1	1	1	1	0.716 V
0	1	1	1	1	1	1.212 V	1	1	1	1	1	1	0.700 V

Voltage Rails

VDC	Primary DC system power supply (7 to 21V)
VCC_CORE	Core voltage for BANIAS CPU (1.356 ~ 0.844V)
VCCP	BANIAS/ODEM Processor System Bus(PSB) Termination (1.05V)
VCC_MCH	MCH-M Core Voltage (1.2V)
P1.5V	1.5V switched power rail (off in S3-S5)
P1.5V_AUX	1.5V power rail (off in S4-S5)
P1.8V	1.8V switched power rail (off in S3-S5)
P1.8V_AUX	1.8V power rail(off in S4-S5)
P2.5V	2.5V switched power rail (off in S3-S5)
P2.5V_AUX	2.5V power rail (off in S4-S5)
P1.25V_AUX	1.25V power rail (off in S4-S5)
MICOM_P3V	3.3V always on power rail for MICOM
P3.3V	3.3V switched power rail (off in S3-S5)
P3.3V_AUX	3.3V power rail (off in S4-S5)
P3.3V_ALWAYS	3.3V always on Power Rail
P5V	5.0V switched power rail (off in S3-S5)
P5V_ALWAYS	5.0V always on power
P12V	12.0V switched power rail (off in S3-S5)

I C / SMB Address

Devices	Address	Hex	Bus
ICH4	-	-	-
ADM1032(CPU Thermal Sensor)	Master	9Ch	SMBUS Master
SODIMM0	1001 110X	A0h	Thermal Sensor
SODIMM1	1010 0000	A2h	-
CK-408 (Clock Generator)	1010 001X	D2h	-
	1101 001x		Clock, Unused Clock Output Disable

USB PORT Assign

PORT NUMBER	ASSIGNED TO
0	SYSTEM PORT A
1	SYSTEM PORT B
2	SYSTEM PORT C
3	FINGER PRINT
4	BLUETOOTH

System Power States

CHP3_SLPS1* S1, Powered-On-Suspend(POS) : In this state, all clocks(except the 32.768KHz clock) are stopped.
The system context is maintained in system DRAM. Power is maintained to PCI, the CPU, memory controller, memory, and all other critical subsystems.
Note that this state does not preclude power being removed from non-essential devices, such as disk drives. During this state, CPU can be selected for either Deep Sleep or Deeper Sleep.
In Deeper Sleep, CPU voltage reduced in this state to reduce the leakage power.
CHP3_SLPS3* S3, Suspend-To-RAM(STR) : The system context is maintained in system DRAM, but power is shut off to non-critical circuits.
Memory is retained, and refreshes continue. All clocks stop except RTC clock.
CHP3_SLPS4* S4, Suspend-To-Disk(STD) : The Context of the system is maintained on the disk. All power is then shut off to the system except for the logic required to resume.
Externally appears same as S5, but may have different wake events.
CHP3_SLPS5* S5, Soft Off(SOFF) : System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.


REVISION HISTORY

See rev notes in the changes file for more information.

DRAM	RYAN, PARK	DATE	3/30/2004	CICHL ID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP		
APPROVAL	H.S, KIM	REV	1.0	BOARD INFORMATION	PART NO. BA41-00392A
MODULE CODE	LAST EDIT			March, 30, 2004 10:13:36 AM	PAGE 3 OF 41

SAMSUNG PROPRIETARY




THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.





DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHL ID	SAMSUNG ELECTRONICS
CHECK	H.S., OH	DEV. STEP	MP			
APPROVAL	H.S., KIM	REV	1.0		CLOCK GENERATOR	PART NO. BA41-00392A
MODULE CODE		LAST EDIT		March, 30, 2004 10:14:03 AM	PAGE 4 OF 41	

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.





DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0	BANIAS CPU (1/2)	PART NO.	BA41-00392A
MODULE CODE		LAST EDIT	March, 30, 2004 10:14:26 AM	PAGE	5	OF 41



	R857	R858
MAX6656MEE : VCC 3.3V	X	STUFF
MAX6655MEE : VCC 5V	STUFF	X





- Refer To Thermal Sensor Layout Guidelines.
- Place the Thermal Sensor close to a remote diode.
 - Keep traces away from high voltage (+12V bus)
 - Keep traces away from fast data buses and CRT signal.
 - Use recommended trace widths and spacings (10mil)
 - Place a ground plane under the traces.
 - Use guard traces flanking DXP and DXN and connecting to GND



CPU Core Voltage Table

VID5	VID4	VID3	VID2	VID1	VID0	Voltage	VID5	VID4	VID3	VID2	VID1	VID0	Voltage
0	0	0	0	0	0	1.708 V	1	0	0	0	0	0	1.196 V
0	0	0	0	0	0	1.692 V	1	0	0	0	0	1	1.180 V
0	0	0	0	0	0	1.676 V	1	0	0	0	0	1	1.164 V
0	0	0	0	0	1	1.660 V	1	0	0	0	1	1	1.148 V
0	0	0	0	1	0	1.644 V	1	0	0	1	0	1	1.132 V
0	0	0	1	0	0	1.628 V	1	0	0	1	0	1	1.116 V
0	0	0	1	0	0	1.612 V	1	0	0	1	0	1	1.100 V
0	0	0	1	1	0	1.596 V	1	0	1	1	1	1	1.084 V
0	0	0	1	0	0	1.580 V	1	0	1	0	0	0	1.068 V
0	0	0	1	0	0	1.564 V	1	0	1	0	0	1	1.052 V
0	0	0	1	0	1	1.548 V	1	0	1	0	1	0	1.036 V
0	0	0	1	0	1	1.532 V	1	0	1	0	1	1	1.020 V
0	0	0	1	1	0	1.516 V	1	0	1	1	0	1	1.004 V
0	0	0	1	1	0	1.500 V	1	0	1	1	0	1	0.988 V
0	0	0	1	1	1	1.484 V	1	0	1	1	1	0	0.972 V
0	0	0	1	1	1	1.468 V	1	0	1	1	1	1	0.956 V
0	0	1	0	0	0	1.452 V	1	1	0	0	0	0	0.940 V
0	0	1	0	0	0	1.436 V	1	1	0	0	0	1	0.924 V
0	0	1	0	0	1	1.420 V	1	1	0	0	1	0	0.908 V
0	0	1	0	1	0	1.404 V	1	1	0	1	0	0	0.892 V
0	0	1	0	1	0	1.388 V	1	1	0	1	0	0	0.876 V
0	0	1	0	1	1	1.372 V	1	1	0	1	1	0	0.860 V
0	0	1	1	0	0	1.356 V	1	1	1	0	0	0	0.844 V
0	0	1	1	0	1	1.340 V	1	1	1	0	1	0	0.828 V
0	0	1	1	1	0	1.324 V	1	1	1	0	1	1	0.812 V
0	0	1	1	1	1	1.308 V	1	1	1	0	1	1	0.796 V
0	0	1	1	1	1	1.292 V	1	1	1	0	1	1	0.780 V
0	0	1	1	1	1	1.276 V	1	1	1	0	1	1	0.764 V
0	0	1	1	1	1	1.260 V	1	1	1	0	1	1	0.748 V
0	0	1	1	1	1	1.244 V	1	1	1	0	1	1	0.732 V
0	0	1	1	1	1	1.228 V	1	1	1	1	0	0	0.716 V
0	0	1	1	1	1	1.212 V	1	1	1	1	1	0	0.700 V

DRAW	KI. IM	DATE	4/7/2003	TITLE	AQUILA W MAIN	SAMSUNG ELECTRONICS
CHECK	KK.BIN	DEV. STEP	DV	REV	1.0	PART NO. BA41-####A
APPROVAL	DW.KIM	LAST EDIT	April 7, 2003 8:36:31 AM	PAGE	7	OF 42



Place the R,C within 1" of the MCH-M.


DDR Clocks Routing

- > SCK/SCK#[0] = SCK/SCK#[1] = SCK/SCK#[2]
- > SCK/SCK#[3] = SCK/SCK#[4] = SCK/SCK#[5]
- > Differential clock length must be 1~2" longer than Strobe signals.
- > Differential clock length must be 1~3" longer than Control and Command signals.

DDR Feedback Routing

- MCH signal ball to signal Via = Max 40 mil
- MCH output signal via to input signal via = 95mil ~ 105 mil
- RCVEN Signal must be routed on the same layer as the memory clocks.




DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHL ID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0		MCH (2/3)	PART NO. BA41-00392A
MODULE CODE		LAST EDIT		March, 30, 2004 10:18:51 AM	PAGE	9 OF 41



ST1	ST2	MCH Strap
X	1	DDR
0	X	TEST
1	X	400 MHz






DRAW RYAN, PARK		DATE 3/30/2004	TITLE CICHlid		SAMSUNG ELECTRONICS	
CHECK H.S., OH	DEV. STEP MP					
APPROVAL H.S., KIM	REV 1.0	MCH (3/3)		PART NO. BA41-00392A		
MODULE CODE		LAST EDIT March, 30, 2004 10:19:07 AM		PAGE 10	OF 41	

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.







DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHL ID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0		MCH (3/3)	PART NO. BA41-00392A
MODULE CODE		LAST EDIT		March, 30, 2004 10:21:22 AM	PAGE 11	OF 41

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG
CHECK	H.S, OH	DEV. STEP	MP			ELECTRONICS
APPROVAL	H.S, KIM	REV	1.0	DDR S-TERMINATION		PART NO. BA41-00392A
MODULE CODE		LAST EDIT	March, 30, 2004 10:21:51 AM	PAGE	12	OF 41



Place 1 Cap close to every 2 pullup resistors terminated to +V1.25

DRAW	RYAN, PARK	DATE	3/30/2004	TITLE		SAMSUNG ELECTRONICS
CHECK	H.S., OH	DEV. STEP	MP			
APPROVAL	H.S., KIM	REV	1.0	DDR P-TERMINATION		PART NO.
MODULE CODE		LAST EDIT				BA41-00392A
March, 30, 2004 10:23:05 AM				PAGE	13	OF 41

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




USB PORT

USB0	Port A
USB1	Port B
USB2	Port C
USB3	Finger Print
USB4	Bluetooth

ICH4-m Strapping Options

	Function	Default
ICH_SPKR	No Reboot	No Stuff
AC97_SDOUT	Safe Mode	No Stuff
PC/PCI GNTA*	A16 swap override	No Stuff
ECP_DOUT	Reserved	No Stuff


Primary CODEC : AUDIO
Secondary CODEC : MODEM




Place the resistor within 500mil of the ICH4-m.
Route RBIAS/RBIAS* differentially.

DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHL ID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0		ICH4-M (2/3)	PART NO. BA41-00392A
MODULE CODE		LAST EDIT		March, 30, 2004 10:25:28 AM	PAGE 15 OF 41	

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.






02 VERIFY REAL MODE
03 DISABLE NMI
04 GET CPU TYPE
06 INIT. SYSTEM H/W
08 INIT. CHIPSET REG.
09 SET IN POST FLAG
0A INIT CPU.REG
0B CPU CACHE ON
0C INIT.CACHE TO POST
0E INIT. I/O VALUE
0F ENABLE THE L-BUS IDE
10 INIT. POWER MANAGER
11 LOAD ALTERNATE REG.
13 PCI BUS MASTER RESET
WITH INITIAL POST VALUE
14 INIT. KEYBOARD CONTROLLER
16 CHECK CHECKSUM
18 8254 TIMER INIT.
1A 8237 DMA CONTROLLER INIT.
1C RESET INTERRUPT CONTROLLER
20 TEST DRAM REFRESH
22 TEST 8742 KEYBOARD CONTROLLER
24 SET ES SEGMENT REG. TO 4GB
26 ENABLE A20
28 AUTO SIZING DRAM
32 COMPUTE THE CPU SPEED
34 TESET CMOS RAM
38 SHADOW SYSTEM BIOS ROM
3A AUTO SIZING CACHE
3C CONFIGURE ADVANCED CHIPSET REG.
3D LOAD ALTER REG. WITH CMOS VALUE
42 INIT. INTERRUPT VECTOR
44 INIT. BIOS INTERRUPT
46 CHECK ROM COPYRIGHT NOTICE
47 INIT. I20 SUPPORT IF INSTALLED
48 CHECK VIDEO CONFIGURE AGAINST CMOS
49 INIT. PCI BUS AND DEVICE
4A INIT. ALL VIDEO BIOS ROM
4C SHADOW VIDEO BIOS ROM
50 DISPLAY CPU TYPE AND SPEED
52 TEST KEYBOARD
54 SET KEYCLICK IF ENABLED
56 ENABLE KEYBOARD
58 TEST FOR UNEXPECTED INTERRUPTS
5A DISPLAY " PRESS SETUP"
5C TEST RAM BETWEEN 512K AND 640K
60 TEST EXTENDED MEMORY
62 TEST EXTENDED MEMORY ADDRESS LINE
64 JUMP TO USER PATCH 1

66 CONFIGURE ADVANCE CACHE REG.
6A DISPLAY EXTERNAL CACHE SIZE
6C DISPLAY SHADOW MESSAGE
6E DISPLAY NON-DISPOSABLE SEGMENT
70 DISPLAY ERROR MESSAGE
72 CHECK FOR CONFIGURATION ERROR
74 TEST REAL-TIME CLOCK
76 CHECK FOR KEYBOARD EERROR
7C SETUP HARDWARE INTERRUPT VECTOR
7E TEST COPROCESSER IF PRESENT
80 DISABLE ON-BOARD I/O PORT
82 DETECT AND INSTALL EXT.RS232C
84 DETECT AND INSTALL EXT.PARALLEL
86 RE-INIT. ON-BOARD I/O PORT
88 INIT. BIOS DATA ROM
8A INIT.EXTENDED BIOS DATA AREA
8C INIT. FDD CONTROLLER
9A SHADOW OPTION ROMS
9C SETUP POWER MANAGEMENT
9E ENABLE H/W INTERRUPT
A0 SET TIME OF DAY
A4 INIT. TYPEMATIC RATE
A8 ERASE F2 PROMPT
AA SCAN FOR F2 KEY STROKE
AC ENTER SETUP
AE CLEAR IN POST FLAG
B0 CHECK FOR ERRORS
B2 POST DONE-PREPARE TO BOOT O/S
B4 ONE BEEP
B6 CHECK PASSWORD (OPTION)
B7 ACPI INIT
BA DMI INIT
BE CLEAR SCREEN
C0 TRY BOOT WITH INT19
D0 INTERRUPT HANDLER ERROR
D2 UNKNOWN INTERRUPT ERROR
D4 PENDING INTERRUPT ERROR
D6 SHUTDOWN 5
D8 SHUTDOWN ERROR
DA EXTENDED BLOCK MOVE
DC SHUTDOWN 10
89 ENABLE NMI
90 INIT. HDD CONTROLLER
91 INIT. LOCAL BUS HDD CONTROLLER
92 JUMP TO USER PATCH 2
94 DISABLE A20 ADDRESS LINE
96 CLEAR HUGE ES SEGMENT REG.
98 SEARCH FOR OPTION ROMS


DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHL ID	SAMSUNG
CHECK	H.S, OH	DEV. STEP	MP			ELECTRONICS
APPROVAL	H.S, KIM	REV	1.0	FIRMWARE HUB		PART NO.
MODULE CODE		LAST EDIT		March, 30, 2004 10:26:13 AM	PAGE 17	OF 41








SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

LCD CONNECTOR






	XGA	SXGA+
VGA3_VIPHAD1	1	0
VGA3_VIPHAD0	1	1





DRAW	KI. IM	DATE	4/7/2003	TITLE	AQUILA W MAIN LCD-CONNECTOR	SAMSUNG ELECTRONICS
CHECK	KK.BIN	DEV. STEP	DV			PART NO. BA41-#####
APPROVAL	DW.KIM	REV	1.0			
MODULE CODE		LAST EDIT				

COM-22C-015(1996.6.5) REV. 3


d:/users/mobile15/mentor/cichlid_pr/ma

MINIPCI




DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG
CHECK	H.S, OH	DEV. STEP	MP			ELECTRONICS
APPROVAL	H.S, KIM	REV	1.0		MINI PCI	PART NO.
MODULE CODE		LAST EDIT	March, 30, 2004 10:29:54 AM	PAGE	24	BA41-00392A
				OF	41	

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0		BAY CONNECTOR	PART NO. BA41-00392A
MODULE CODE		LAST EDIT		March, 30, 2004 10:53:09 AM	PAGE 26	OF 41


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW		RYAN, PARK		DATE	3/30/2004		TITLE		CICHLID		SAMSUNG	
CHECK		H.S., OH		DEV. STEP	MP		MICOM				ELECTRONICS	
APPROVAL		H.S., KIM		REV	1.0				PART NO.		BA41-00392A	
MODULE CODE				LAST EDIT		March, 30, 2004 10:53:25 AM			PAGE		27 OF 41	


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




LAN Power On (P3.3V_LAN)


DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG
CHECK	H.S. OH	DEV. STEP	MP			ELECTRONICS
APPROVAL	H.S. KIM	REV	1.0		3COM LAN & MDC	PART NO.
MODULE CODE		LAST EDIT				BA41-00392A
March, 30, 2004 10:53:52 AM				PAGE	28	OF 41



CRT CONNECTOR




MDC connector



NO STUFF

TPM




DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHL ID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0		USB CONNECTOR	PART NO. BA41-00392A
MODULE CODE		LAST EDIT	March, 30, 2004 10:54:11 AM	PAGE	29	OF 41

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Main DDR Power




DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG ELECTRONICS
CHECK	H.S., OH	DEV. STEP	MP			
APPROVAL	H.S., KIM	REV	1.0		DDR & GRAPHIC POWER	PART NO. BA41-00392A
MODULE CODE		LAST EDIT	March, 30, 2004 10:55:56 AM	PAGE	31	OF 41



MICOM_P3V Power



P12V




BRIDGE BATTERY



DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHL ID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0		MICOM & P12V & BBVL POWER	PART NO. BA41-00392A
MODULE CODE		LAST EDIT	March, 30, 2004 10:56:31 AM	PAGE	32	OF 41



SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.





DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHL ID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			PART NO.
APPROVAL	H.S, KIM	REV	1.0		CHARGER	BA41-00392A
MODULE CODE		LAST EDIT	March, 30, 2004 10:56:47 AM	PAGE	33	OF 41

Switched Power On (P3.3V)




Switched Power On (P2.5V, P1.5V)



DRAW RYAN, PARK		DATE 3/30/2004	TITLE CICHlid			
CHECK H.S., OH	DEV. STEP MP	P3.3 & P2.5 & P1.5 POWER				
APPROVAL H.S., KIM	REV 1.0	PART NO. BA41-00392A				
MODULE CODE		LAST EDIT March, 30, 2004 10:57:13 AM		PAGE 34	OF 41	


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0		CPU POWER	PART NO. BA41-00392A
MODULE CODE		LAST EDIT		March, 30, 2004 10:57:28 AM	PAGE 35 OF 41	




SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG
CHECK	H.S, OH	DEV. STEP	MP			ELECTRONICS
APPROVAL	H.S, KIM	REV	1.0		P1.5 & P1.8 POWER	PART NO. BA41-00392A
MODULE CODE		LAST EDIT			March, 30, 2004 10:58:18 AM	PAGE 37 OF 41

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



REV500
1
2


PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(Y/M/DD)	REVISION	STEP
1	N.C.			
2	1-2			
3	2-3			
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			

DRAW	RYAN, PARK	DATE	3/30/2004	TITLE		SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP			
APPROVAL	H.S, KIM	REV	1.0	MOUNT HOLE & REV.		PART NO. BA41-00392A
MODULE CODE	LAST EDIT		March, 30, 2004 10:58:37 AM		PAGE 38 OF 41	

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Graphic Core Power



DRAW	RYAN, PARK	DATE	3/30/2004	TITLE	CICHLID	SAMSUNG
CHECK	H.S, OH	DEV. STEP	MP			ELECTRONICS
APPROVAL	H.S, KIM	REV	1.0		GRAPHIC POWER	PART NO. BA41-00392A
MODULE CODE		LAST EDIT	March, 30, 2004 11:43:13 AM	PAGE	39	OF 41

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

TP1450RQAP1_GAD(27)
 TP1450RQAP1_GAD(28)
 TP1450RQAP1_GAD(29)
 TP1450RQAP1_GAD(30)
 TP1450RQAP1_GAD(31)
 TP1450RQAP1_GAD(32)
 TP1450RQAP1_SMDATA
 TP1450RQAP1_P4RBTN
 TP1450RQAP1_CCLCRUN
 TP1450RQAP1_CDEVEL
 TP1450RQAP1_IRO(15)
 TP1450RQAP1_BATLOW
 TP1450RQAP1_BIOSUP
 TP1450RQAP1_CPGNBT
 TP1450RQAP1_EE_DOUT
 TP1450RQAP1_PATADET
 TP1450RQAP1_PCGNTA
 TP1450RQAP1_PCGNBT
 TP1450RQAP1_PCGSTP
 TP1450RQAP1_PORED(1)
 TP1450RQAP1_PORED(2)
 TP1450RQAP1_RTRCST
 TP1450RQAP1_SATADET
 TP1450RQAP1_SMLINK0
 TP1450RQAP1_SMLINK1
 TP1450RQAP1_PCLKFHW
 TP1450RQAP1_PCLKICH0
 TP1450RQAP1_PCLKLINK
 TP1450RQAP1_PCLKMKN

 TP14170CPU1_ADSDB0
 TP14180CPU1_ADSDB1
 TP14190CPU1_CPURET
 TP14200CPU1_DSTBNO
 TP14210CPU1_DSTBNT
 TP14220CPU1_DSTBNT
 TP14230CPU1_DSTBNT
 TP14240CPU1_DSTBP0
 TP14250CPU1_DSTBP1
 TP14260CPU1_DSTBP2
 TP14270CPU1_DSTBP3
 TP14280CPU1_GTLREF0
 TP14290CPU1_REG(0)
 TP14300CPU1_REG(1)
 TP14310CPU1_REG(2)
 TP14320CPU1_REG(3)
 TP14330CPU1_REG(4)
 TP14340CPU1_STPCLK
 TP14370CPU2_THERMAD
 TP14370CPU2_THERMDC0

 TP14370CHUB1_HVYSNAP
 TP14370CHUB1_ISR_I0H
 TP14370ISA0_ISR_I0H
 TP14370ISA0_ISR_I1H
 TP14370KBC0_CPURET
 TP14370KBC0_EXSTM
 TP14370KBC0_FANCTRL
 TP14370KBC0_FANRST
 TP14370KBC0_RSMRST
 TP14370KBC0_RUNSCN
 TP14370KBC0_SMDATA
 TP14370KBC0_SPKNUMT
 TP14370KBC0_KSO(10)
 TP14370KBC0_KSO(11)
 TP14370KBC0_KSO(12)
 TP14370KBC0_KSO(13)
 TP14370KBC0_KSO(14)
 TP14370KBC0_KSO(15)
 TP14370KBC0_LDRFRAME
 TP14370KBC0_LDRSWCH
 TP14370KBC0_LFRAME
 TP14370KBC2_HAAK(0)
 TP14370KBC2_HAAK(1)
 TP14370KBC2_HAAK(2)
 TP14370KBC2_HAAK(3)
 TP14370KBC2_HAAK(4)
 TP14370KBC2_HAAK(5)
 TP14370KBC2_HAAK(6)
 TP14370KBC2_HAAK(7)
 TP14370KBC2_HAAK(8)
 TP14370KBC2_HAAK(9)

TP13380EM2_RDGs (3)
TP13390EM2_RDGs (4)
TP13400EM2_RDGs (5)
TP13410EM2_RDGs (6)
TP13420EM2_RDGs (7)
TP13430EM2_RDGs (8)
TP13440EM2_RDGs (8)
TP13450EM2_RMAA (1)
TP13460EM2_RMAA (2)
TP13470EM2_RMAA (3)
TP13480EM2_RMAA (4)
TP13490EM2_RMAA (5)
TP13500EM2_RMAA (6)
TP13510EM2_RMAA (7)
TP13520EM2_RMAA (8)
TP13530EM2_RMAA (9)
TP13540EM2_RMD (10)
TP13550EM2_RMD (11)
TP13560EM2_RMD (12)
TP13570EM2_RMD (13)
TP13580EM2_RMD (14)
TP13590EM2_RMD (15)
TP13600EM2_RMD (16)
TP13610EM2_RMD (17)
TP13620EM2_RMD (18)
TP13630EM2_RMD (19)
TP13640EM2_RMD (20)
TP13650EM2_RMD (21)
TP13660EM2_RMD (22)
TP13670EM2_RMD (23)
TP13680EM2_RMD (24)
TP13690EM2_RMD (25)
TP13700EM2_RMD (26)
TP13710EM2_RMD (27)
TP13720EM2_RMD (28)
TP13730EM2_RMD (29)
TP13740EM2_RMD (30)
TP13110EM2_RMD (31)
TP13120EM2_RMD (32)
TP13130EM2_RMD (33)
TP13140EM2_RMD (34)
TP13150EM2_RMD (35)
TP13160EM2_RMD (36)
TP13170EM2_RMD (37)
TP13180EM2_RMD (38)
TP13190EM2_RMD (39)
TP13200EM2_RMD (40)
TP13210EM2_RMD (41)
TP13220EM2_RMD (42)
TP13230EM2_RMD (43)
TP13240EM2_RMD (44)
TP13250EM2_RMD (45)
TP13260EM2_RMD (46)
TP13270EM2_RMD (47)
TP13280EM2_RMD (48)
TP13290EM2_RMD (49)
TP13300EM2_RMD (50)
TP13310EM2_RMD (51)
TP13320EM2_RMD (52)
TP13330EM2_RMD (53)
TP13340EM2_RMD (54)
TP13350EM2_RMD (55)
TP13360EM2_RMD (56)
TP13370EM2_RMD (57)
TP12740EM2_RMD (58)
TP12750EM2_RMD (59)
TP12760EM2_RMD (60)
TP12770EM2_RMD (61)
TP12780EM2_RMD (62)
TP12790EM2_RMD (63)
TP12800EM2_RSCSA-A
TP12810EM2_RSCSA-A
TP12820MS_TRAPEL (0)
TP12830MS_TRAPEL (1)
TP12840MS_TRAPEL (2)
TP12850MS_TRAPEL (3)
TP12860CP3_RUN-
TP12870CP3_DEVEL-3
TP12880VG43_DVOD (0)
TP12890VG43_DVOD (1)

```

TP1296OVGA3_DVDD(2)
TP1297OVGA3_DVDD(3)
TP1298OVGA3_DVDD(4)
TP1299OVGA3_DVDD(5)
TP1299OVGA3_DVDD(6)
TP1299OVGA3_DVDD(7)
TP1296OVGA3_DVDD(8)
TP1297OVGA3_DVDD(9)
TP1298OVGA3_VIPD(0)
TP1299OVGA3_VIPD(1)
TP1300OVGA3_VIPD(2)
TP1301OVGA3_VIPD(3)
TP1302OVGA3_VIPD(4)
TP1303OVGA3_VIPD(5)
TP1304OVGA3_VIPD(6)
TP1305OVGA3_VIPD(7)
TP1242OVGA3_VIPADHD0
TP1243OVGA3_VIPADHD1
TP1244OAGP1_GCBCE*(0)
TP1245OAGP1_GCBCE*(1)
TP1246OAGP1_GCBCE*(2)
TP1247OAGP1_GCBCE*(3)
TP1248OAGP1_GCBCESEL
TP1249A0UDM3_MONO_OUT
TP1258OCHP3_ACGT_SSD0
TP125OCHP3_BAYPWKRON
TP1252OCHP3_BISTBLT*
TP1253OCHP3_CDBUFEN*
TP1254OCHP3_DPLFLTPON
TP1255OCHP3_DPLTPON
TP1256OCHP3_SSUSSTAT*
TP1257OCPU1_PWRGDPCPU

TP126K0KB3_CAPLED*
TP1265O0KB3_CD_CN01*
TP1266O0KB3_CD_CN02*
TP1267O0KB3_EZ_BTNO
TP1268O0KB3_EZ_BTNI
TP1269O0KB3_EZ_BTNI*
TP1270O0KB3_LANREQ*
TP1271O0KB3_WAKESIG*
TP1272O0MCH1_HVSWING0
TP1273O0MCH1_HVSWING1
TP1210O0M2_RMMA*(1)
TP1211O0M2_RMMA*(11)
TP1212O0M2_RMMA*(12)
TP1213O0SYSTEM_SENSE*
TP1214O0M2_LANREQ*
TP1215OVGA3_DVDD(1)
TP1216OVGA3_DVDD(11)
TP1217OVGA3_DVDSYNSWING
TP1218OVGA3_LCDDVDON
TP1219A0UDM3_MIC_CODEC
TP1220A0A13_SWITCH*
TP1221OBL1_BTON_LED*
TP1222OCHP3_LANREQ*
TP1223OCHP3_ACGT_RST*
TP1224OCHP3_ACGT_SD10
TP1225OCHP3_ACGT_SD11
TP1226OCHP3_ACGT_SD12
TP1227OCHP3_ACGT_SYNC
TP1228OCHP3_INTRUDER*
TP1229OCHP3_INTRPT*
TP1230O0_K3_PWRMTCOM
TP1231OCPU1_THRMTRIP*

TP1233O0KB3_SPDIF_OUT*
TP1234A0UDM3_LINE_OUT_L
TP1235A0UDM3_LINE_OUT_R
TP1236OCHP3_1394_ROMW*

TP1238A0A5_AUD5_MIC_CODEC
TP1239O0KB3_IMVP4_PWRGD
TP1240O0KB3_THERM_SMCLK
TP1241A0A5_LINE_OUT*

```

TP11780A_AUDC3_LINE_OUT_R
TP11790_KBC3_THERM_SMDATA
TP1181OCHP3_BIOS_PROTECT
TP1182CAVDD
TP1183CAVDD
TP1184CAVDD
TP1185CAVDD
TP1186CA_AVDD
TP1187OA_AVDD
TP1188OA_AVDD
TP1189OA_AVDD
TP1190CAVDD_GND
TP1191CAVDD_GND
TP1192CAVDD_GND
TP1193CAVDD_GND
TP1194OC_AGND
TP1195OC_AGND
TP1196OC_AGND
TP1197OC_AGND
TP1168VCGROUND
TP1000ZCGROUND
TP1000VCGROUND
TP1202ZCGROUND
TP1203ZCGROUND
TP1204ZCGROUND
TP1205ZCGROUND
TP1542ZCGROUND
TP1542ZCGROUND
TP1146OGFX_CORE
TP1147OGFX_CORE
TP1148OGFX_CORE
TP1149OGFX_CORE
TP1150QLFPPLLVD
TP1151QLFPPLLVD
TP1154OMIC_GND
TP1155OMIC_GND
TP1156OMIC_GND
TP1157OMIC_GND
TP1158OMIC_VREF
TP1159OMIC_VREF
TP1160OMIC_VREF
TP1161OMIC_VREF
TP1162OMICOM_P3V
TP1163OMICOM_P3V
TP1164OMICOM_P3V
TP1165OMICOM_P3V
TP10803OP5V
TP1167OP5V
TP1175OP1.5V
TP1176OP1.5V
TP1177OP1.5V
TP1178OP1.5V
TP1179OP1.5V
TP1180OP1.5V
TP1181OP1.5V
TP1182OP1.5V
TP1183OP1.5V
TP1184OP1.5V
TP1185OP1.5V
TP1186OP1.5V
TP1187OP1.5V
TP1188OP1.5V
TP1189OP1.5V
TP1190OP1.5V
TP1191OP1.5V
TP1192OP1.5V
TP1193OP1.5V
TP1194OP1.5V
TP1195OP1.5V
TP1196OP1.5V
TP1197OP1.5V
TP1198OP1.5V
TP1199OP1.5V
TP1200OP1.5V
TP1201OP1.5V
TP1202OP1.5V
TP1203OP1.5V
TP1204OP1.5V
TP1205OP1.5V
TP1206OP1.5V
TP1207OP1.5V
TP1208OP1.5V
TP1209OP1.5V
TP1210OP1.5V
TP1211OP1.5V
TP1212OP1.5V
TP1213OP1.5V
TP1214OP1.5V
TP1215OP1.5V
TP1216OP1.5V
TP1217OP1.5V
TP1218OP1.5V
TP1219OP1.5V
TP1220OP1.5V
TP1221OP1.5V
TP1222OP1.5V
TP1223OP1.5V
TP1224OP1.5V
TP1225OP1.5V
TP1226OP1.5V
TP1227OP1.5V
TP1228OP1.5V
TP1229OP1.5V
TP1230OP1.5V
TP1231OP1.5V
TP1232OP1.5V
TP1233OP1.5V
TP1234OP1.5V
TP1235OP1.5V
TP1236OP1.5V
TP1237OP1.5V
TP1238OP1.5V
TP1239OP1.5V
TP1240OP1.5V
TP1241OP1.5V
TP1242OP1.5V
TP1243OP1.5V
TP1244OP1.5V
TP1245OP1.5V
TP1246OP1.5V
TP1247OP1.5V
TP1248OP1.5V
TP1249OP1.5V
TP1250OP1.5V
TP1251OP1.5V
TP1252OP1.5V
TP1253OP1.5V
TP1254OP1.5V
TP1255OP1.5V
TP1256OP1.5V
TP1257OP1.5V
TP1258OP1.5V
TP1259OP1.5V
TP1260OP1.5V
TP1261OP1.5V
TP1262OP1.5V
TP1263OP1.5V
TP1264OP1.5V
TP1265OP1.5V
TP1266OP1.5V
TP1267OP1.5V
TP1268OP1.5V
TP1269OP1.5V
TP1270OP1.5V
TP1271OP1.5V
TP1272OP1.5V
TP1273OP1.5V
TP1274OP1.5V
TP1275OP1.5V
TP1276OP1.5V
TP1277OP1.5V
TP1278OP1.5V
TP1279OP1.5V
TP1280OP1.5V
TP1281OP1.5V
TP1282OP1.5V
TP1283OP1.5V
TP1284OP1.5V
TP1285OP1.5V
TP1286OP1.5V
TP1287OP1.5V
TP1288OP1.5V
TP1289OP1.5V
TP1290OP1.5V
TP1291OP1.5V
TP1292OP1.5V
TP1293OP1.5V
TP1294OP1.5V
TP1295OP1.5V
TP1296OP1.5V
TP1297OP1.5V
TP1298OP1.5V
TP1299OP1.5V
TP1300OP1.5V
TP1301OP1.5V
TP1302OP1.5V
TP1303OP1.5V
TP1304OP1.5V
TP1305OP1.5V
TP1306OP1.5V
TP1307OP1.5V
TP1308OP1.5V
TP1309OP1.5V
TP1310OP1.5V
TP1311OP1.5V
TP1312OP1.5V
TP1313OP1.5V
TP1314OP1.5V
TP1315OP1.5V
TP1316OP1.5V
TP1317OP1.5V
TP1318OP1.5V
TP1319OP1.5V
TP1320OP1.5V
TP1321OP1.5V
TP1322OP1.5V
TP1323OP1.5V
TP1324OP1.5V
TP1325OP1.5V
TP1326OP1.5V
TP1327OP1.5V
TP1328OP1.5V
TP1329OP1.5V
TP1330OP1.5V
TP1331OP1.5V
TP1332OP1.5V
TP1333OP1.5V
TP1334OP1.5V
TP1335OP1.5V
TP1336OP1.5V
TP1337OP1.5V
TP1338OP1.5V
TP1339OP1.5V
TP1340OP1.5V
TP1341OP1.5V
TP1342OP1.5V
TP1343OP1.5V
TP1344OP1.5V
TP1345OP1.5V
TP1346OP1.5V
TP1347OP1.5V
TP1348OP1.5V
TP1349OP1.5V
TP1350OP1.5V
TP1351OP1.5V
TP1352OP1.5V
TP1353OP1.5V
TP1354OP1.5V
TP1355OP1.5V
TP1356OP1.5V
TP1357OP1.5V
TP1358OP1.5V
TP1359OP1.5V
TP1360OP1.5V
TP1361OP1.5V
TP1362OP1.5V
TP1363OP1.5V
TP1364OP1.5V
TP1365OP1.5V
TP1366OP1.5V
TP1367OP1.5V
TP1368OP1.5V
TP1369OP1.5V
TP1370OP1.5V
TP1371OP1.5V
TP1372OP1.5V
TP1373OP1.5V
TP1374OP1.5V
TP1375OP1.5V
TP1376OP1.5V
TP1377OP1.5V
TP1378OP1.5V
TP1379OP1.5V
TP1380OP1.5V
TP1381OP1.5V
TP1382OP1.5V
TP1383OP1.5V
TP1384OP1.5V
TP1385OP1.5V
TP1386OP1.5V
TP1387OP1.5V
TP1388OP1.5V
TP1389OP1.5V
TP1390OP1.5V
TP1391OP1.5V
TP1392OP1.5V
TP1393OP1.5V
TP1394OP1.5V
TP1395OP1.5V
TP1396OP1.5V
TP1397OP1.5V
TP1398OP1.5V
TP1399OP1.5V
TP1400OP1.5V
TP1401OP1.5V
TP1402OP1.5V
TP1403OP1.5V
TP1404OP1.5V
TP1405OP1.5V
TP1406OP1.5V
TP1407OP1.5V
TP1408OP1.5V
TP1409OP1.5V
TP1410OP1.5V
TP1411OP1.5V
TP1412OP1.5V
TP1413OP1.5V
TP1414OP1.5V
TP1415OP1.5V
TP1416OP1.5V
TP1417OP1.5V
TP1418OP1.5V
TP1419OP1.5V
TP1420OP1.5V
TP1421OP1.5V
TP1422OP1.5V
TP1423OP1.5V
TP1424OP1.5V
TP1425OP1.5V
TP1426OP1.5V
TP1427OP1.5V
TP1428OP1.5V
TP1429OP1.5V
TP1430OP1.5V
TP1431OP1.5V
TP1432OP1.5V
TP1433OP1.5V
TP1434OP1.5V
TP1435OP1.5V
TP1436OP1.5V
TP1437OP1.5V
TP1438OP1.5V
TP1439OP1.5V
TP1440OP1.5V
TP1441OP1.5V
TP1442OP1.5V
TP1443OP1.5V
TP1444OP1.5V
TP1445OP1.5V
TP1446OP1.5V
TP1447OP1.5V
TP1448OP1.5V
TP1449OP1.5V
TP1450OP1.5V
TP1451OP1.5V
TP1452OP1.5V
TP1453OP1.5V
TP1454OP1.5V
TP1455OP1.5V
TP1456OP1.5V
TP1457OP1.5V
TP1458OP1.5V
TP1459OP1.5V
TP1460OP1.5V
TP1461OP1.5V
TP1462OP1.5V
TP1463OP1.5V
TP1464OP1.5V
TP1465OP1.5V
TP1466OP1.5V
TP1467OP1.5V
TP1468OP1.5V
TP1469OP1.5V
TP1470OP1.5V
TP1471OP1.5V
TP1472OP1.5V

TP1138OP5V_CD
TP1138OP5V_C

TP1138OPRTC_BAT
TP1138OPRTC_BAT

TP1138OP1_5V_AUX
TP1138OP1_5V_AUX
TP1146OP1_5V_AUX
TP1146P1_5V_AUX
TP1146CP2_5V_AUX
TP1146CP2_5V_AUX
TP1146CP2_5V_AUX
TP1146CP2_5V_AUX
TP1083OP3_3V_AUX
TP1083OP3_3V_AUX
TP1084OP3_3V_AUX
TP1085OP3_3V_AUX
TP1085OP3_3V_ALWAYS
TP1087OP3_3V_ALWAYS
TP1087OP3_3V_ALWAYS
TP1088OP3_3V_ALWAYS
TP1089OP3_3V_ALWAYS

TP1098OVDC
TP1098OVDC
TP1098OVDC
TP1098OVDC
TP1098OVDC
TP1098OVCC_P
TP1098OVCC_P
TP1098OVCC_PCH
TP1098OVCC_MCH
TP1098OVCC_MCH
TP1098OVCC_MCH
TP1098OVCC_CORE
TP1110VCC_CORE
TP1110VCC_CORE
TP1110VCC_CORE
TP1110VCC_CORE

TP1166OP5V

TP156VCFAN3_FDBACK+
TP156KBKCB3_SICEN+

TP1570LSL6225VCC_P

```
Tp22780EVEN_VGA3_A0+  
Tp22780EVEN_VGA3_A0-  
Tp22780EVEN_VGA3_A1+  
Tp22780EVEN_VGA3_A1-  
Tp22780EVEN_VGA3_A2+  
Tp22780EVEN_VGA3_A2-  
Tp22780EVEN_VGA3_CLK+  
Tp22830EVEN_VGA3_CLK-  
Tp2284OKCB3_THERM_ALERT  
Tp228SOLCD3_BRIT
```



```
Tp188*OODD_VGA3_A0+  
Tp188*OODD_VGA3_A0-  
Tp188*OODD_VGA3_A1+  
Tp188*OODD_VGA3_A1-  
Tp188*OODD_VGA3_A2+  
Tp188*OODD_VGA3_A2-  
Tp1818OODD_VGA3_CLK+  
Tp1818OODD_VGA3_CLK-
```



```
Tp181*OVD180IDG  
Tp181SOVIDEO_THERM_SMCLT  
Tp1816VIDE_ID_THERM_SMDAT  
Tp181TOA_GND  
Tp1818OA_GND  
Tp1819OA_GND  
Tp1820A_GND  
Tp182OD_GND  
Tp1822OD_GND  
Tp1823OD_GND  
Tp1824OD_GND  
Tp1825OG_GND  
Tp1826OG_GND  
Tp1827OG_GND  
Tp1828OG_GND  
Tp1829OG_GND  
Tp183OV_GND  
Tp183OV_GND  
Tp183OV_GND  
Tp183OV_GND
```

```
TP18140VDD18D1G
TP18150VIDEO_THERM_SMCLK
TP18160VIDEO_THERM_SMDATA
TP18170A_GND
TP18180A_GND
TP18190A_GND
TP18200A_GND
TP18210D_GND
TP18220D_GND
TP18230D_GND
TP18240D_GND
TP18250G_GND
TP18260G_GND
TP18270G_GND
TP17910G2GND
TP17920V_GND
TP17930V_GND
TP17940V_GND
TP17950V_GND
```

DRAW	RYAN, PARK	DATE	3/30/2004	CICHLID	SAMSUNG ELECTRONICS
CHECK	H.S, OH	DEV. STEP	MP		
APPROVAL	H.S, KIM	REV	1.0		
MODULE CODE	LAST EDIT			March, 30, 2004 11:53:18 AM	PAGE 41 OF 41



2ndHDD-I/F BOARD

CPU : BANIAS
Chip Set : ODEM+
Remarks : 2ndHDD

Model Name : CICHOLID
PBA Name : 2nd HDD Interface
A'ssy Code : BA59-01330A
Dev. Step : MP
Revision : 1.0
T.R. Date : 2004. 1. 17


DRAW	CHECK	APPROVAL

Owner : Signature : X



SWAPBAY ID

Devices
CD-ROM 0
2nd HDD 1 (No Connect)



DRAW	RYAN, PARK	DATE	12/11/2003	TITLE	CICHOLID	SAMSUNG ELECTRONICS PART NO. BA41-XXXXXX
CHECK	OH, H.S	DEV. STEP	DV		2ND HDD I/F B'D	
APPROVAL	LEE, KEVIN	REV	1.0		2ND HDD I/F B'D	
MODULE CODE		LAST EDIT				
December, 11, 2003 5:35:29 PM						PAGE 1 OF 1

CICHLID

CPU : BANIAS/DOTHAN
Chip Set : ODEM+
Remarks :


Model Name : AUDIO Board
PBA Name :
PCB Code : BA59-01332A
Dev. Step : MP
Revision : 1.3
T.R. Date : 05/07/2004

DRAW	CHECK	APPROVAL

DRAW	PARK, RYAN	DATE	3/22/2004	TITLE	CICHLID AUDIO BOARD	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	MP			
APPROVAL	LEE, KEVIN	REV	1.1			
MODULE CODE	LAST EDIT			March 22, 2004 7:52:12 PM	PAGE	1 OF 4

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




The Ground 'Line between MIC_CODEC and SPK_L-' of the 'Audio BD to Main BD Cable' must be shielded.

3D Live


R/L Balancing on the mixer tool on Windows OS would not work properly ,
if the 3D FCT is enabled.



Audio AMP





Enough Thermal Ground Area Should be Guaranteed for spreading intense heat of LM4863.



DRAW	PARK, RYAN	DATE	3/22/2004	TITLE	CICHL ID AUDIO BOARD UNDEFINED	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	MP			PART NO. BA59-01332A
APPROVAL	LEE, KEVIN	REV	1.1			
MODULE CODE		LAST EDIT	March 22, 2004 7:52:12 PM	PAGE	2	OF


HEADPHONE

Make sure that the traces led to Audio Jacks have the width over 10 mil.



EXTERNAL MIC

Make sure that the traces led to Audio Jacks have the width over 10 mil.



DRAW	PARK, RYAN	DATE	3/22/2004	TITLE	CICHLID AUDIO BOARD UNDEFINED	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	MP			
APPROVAL	LEE, KEVIN	REV	1.1			
MODULE CODE		LAST EDIT	March 22, 2004 7:52:12 PM	PAGE	3	OF 4
				PART NO.	BA59-01332A	



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

TP37OKBC3_3D0N
TP38OAU5_SPK_L-
TP39OAU5_SPK_R-
TP40OAU5_MIC_CODEC

TP41OAU5_3D_LINE_OUT_L
TP42OAU5_3D_LINE_OUT_R

TP55OAVDD
TP54OA_VDD

TP43OAU_GND

TP51OMIC_GND


DRAW	PARK, RYAN	DATE	3/22/2004	TITLE CICHLID AUDIO BOARD UNDEFINED		SAMSUNG ELECTRONICS	
CHECK	OH, H.S	DEV. STEP	MP				
APPROVAL	LEE, KEVIN	REV	1.1			PART NO.	BA59-01332A
MODULE CODE		LAST EDIT			March 22, 2004 7:52:12 PM	PAGE	4 OF 4

CICHLID

CPU : BANIAS / DOTHAN
Chip Set : ODEM+
Remarks :

Model Name : BATTERY BR. BOARD
PBA Name :
PCB Code : BA59-01331A
Dev. Step : MP
Revision : 1.2
T.R. Date : 2004.04.01

DRAW	CHECK	APPROVAL



DRAW	PARK, RYAN	DATE	12/5/2003	TITLE	CICHLID BATTERY BRIDGE BOARD	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	DV			PART NO. BA41-
APPROVAL	LEE, KEVIN	REV	1.0			
MODULE CODE		LAST EDIT	December, 5, 2003 6:00:28 PM	PAGE	1 OF 1	




CD-I/F BOARD

CPU : BANIAS/DOTHAN
Chip Set : ODEM+
Remarks : CD/COMBO/DVD-MULTI

Model Name : CICHlid
PBA Name : CD Interface
A'ssy Code : BA59-01333A
Dev. Step : MP
Revision : 1.1
T.R. Date : 2004.05.06

DRAW	CHECK	APPROVAL

Owner : Signature : X



DRAW	PARK, RYAN	DATE	12/4/2003	TITLE	CICHlid CD I/F B'D	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	DV	CD I/F B'D		
APPROVAL	LEE, KEVIN	REV	1.0			PART NO. BA41-XXXXXX
MODULE CODE		LAST EDIT	December, 4, 2003 2:55:12 PM	PAGE	1 OF 1	

ONTOP BOARD


CPU : BANIAS/DOTHAN
Chip Set : ODEM+
Remarks : EASY BUTTON BOARD

Model Name : ONTOP BOARD
PBA Name :
PCB Code : BA59-01334A
Dev. Step : MP
Revision : 1.0
T.R. Date : 2004.01.28

DRAW	CHECK	APPROVAL

DRAW		PARK, RYAN		DATE	12/3/2003		TITLE	CICHLID ONTOP BOARD		SAMSUNG ELECTRONICS	
CHECK		OH, H.S		DEV. STEP	DV						
APPROVAL		LEE, KEVIN		REV	1.0					PART NO.	BA41-
MODULE CODE				LAST EDIT				January, 28, 2004 2:12:38 PM		PAGE	1 OF 2

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




DRAW	PARK, RYAN	DATE	12/3/2003	TITLE CICHL ID UNDEF INED ONTOP BOARD		SAMSUNG ELECTRONICS	
CHECK	OH, H.S	DEV. STEP	DV				
APPROVAL	LEE, KEVIN	REV	1.0			PART NO. BA41-undef ined	
MODULE CODE	LAST EDIT		December, 3, 2003 2:13:08 PM		PAGE	2	OF 2

POWER SW BOARD

CPU : BANIAS/DOTHAN
Chip Set : ODEM+
Remarks :

Model Name : Power SW Board
PBA Name :
PCB Code : BA59-01336A
Dev. Step : MP
Revision : 1.0
T.R. Date : 2004.01.28

DRAW	CHECK	APPROVAL




DRAW	PARK, RYAN	DATE	12/4/2003	TITLE	CICHLID POWER BOARD	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	DV			
APPROVAL	LEE, KEVIN	REV	1.0			PART NO. BA41-undef ined
MODULE CODE		LAST EDIT	December, 4, 2003 11:57:34 AM	PAGE	1 OF 1	

POWER SW BOARD

CPU : BANIAS/DOTHAN
Chip Set : ODEM+
Remarks :

Model Name : Power SW Board
PBA Name :
PCB Code : BA59-01336A
Dev. Step : MP
Revision : 1.0
T.R. Date : 2004.01.28

DRAW	CHECK	APPROVAL



DRAW	PARK, RYAN	DATE	12/4/2003	TITLE	CICHLID POWER BOARD	SAMSUNG ELECTRONICS PART NO. BA41-undef ined
CHECK	OH, H.S	DEV. STEP	DV			
APPROVAL	LEE, KEVIN	REV	1.0			
MODULE CODE		LAST EDIT	December, 4, 2003 11:57:34 AM	PAGE	1 OF 1	

SWAPBAY BR. BOARD


CPU : BANIAS/DOTHAN
Chip Set : ODEM+
Remarks :

Model Name : SWAPBAY BR. BOARD
PBA Name :
PCB Code : BA59-01335A
Dev. Step : MP
Revision : 1.2
T.R. Date : 2004.04.01


DRAW	CHECK	APPROVAL

DRAW	PARK, RYAN	DATE	12/5/2003	TITLE	CICHLID SWAPBAY BRIDGE BOARD	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	DV			PART NO.
APPROVAL	LEE, KEVIN	REV	1.0			BA41-
MODULE CODE		LAST EDIT	December, 5, 2003 9:40:29 AM	PAGE	1	OF 2

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	PARK, RYAN	DATE	12/5/2003	TITLE	CICHLID SWAPBAY BRIDGE BOARD	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	DV		UNDEFINED	PART NO. BA41-undef ined
APPROVAL	LEE, KEVIN	REV	1.0			
MODULE CODE		LAST EDIT				
December, 5, 2003 9:40:50 AM				PAGE	2	OF 2



CICHLID





CPU : BANIAS/DOTHAN
Chip Set : ODEM+
Remarks :

Model Name : TOUCHPAD I/F BOARD
PBA Name :
PCB Code : BA59-01329A
Dev. Step : MP
Revision : 1.0
T.R. Date : 2004. 2. 28

DRAW	CHECK	APPROVAL

DRAW	PARK, RYAN	DATE	12/2/2003	TITLE	CICHLID TOUCHPAD I/F BOARD	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	DV			PART NO.
APPROVAL	LEE, KEVIN	REV	1.0			BA41-
MODULE CODE		LAST EDIT	December, 2, 2003 1:43:54 PM	PAGE	1	OF 2

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	PARK, RYAN	DATE	12/2/2003	TITLE	CICHLID TOUCHPAD I/F BOARD UNDEFINED	SAMSUNG ELECTRONICS
CHECK	OH, H.S	DEV. STEP	DV			PART NO. BA41-undef ined
APPROVAL	LEE, KEVIN	REV	1.0			
MODULE CODE		LAST EDIT	December, 2, 2003 1:44:53 PM	PAGE	2 OF 2	