







8		7		6			
BOM Variants							
BOM NUMBER		BOM NAME		BOM OPTIONS			
639-0835		PCBA,MLB,FDX DDR CONN,K84		K84_COMMON,CPU_2_0GHZ,FDX_DDR_CONN,EEE_SC6			
639-0254		PCBA,MLB,MLX DDR CONN,K84		K84_COMMON,CPU_2_0GHZ,MLX_DDR_CONN,EEE_A36			
085-0748		K84 MLB DEVELOPMENT BOM		K84_DEVEL_ENG			
639-0954		PCBA,MLB,FDX DDR CONN,PVT K84		K84_COMMON_PVT,CPU_2_0GHZ,FDX_DDR_CONN,EEE_CXR			
639-0955		PCBA,MLB,MLX DDR CONN,PVT K84		K84_COMMON_PVT,CPU_2_0GHZ,MLX_DDR_CONN,EEE_CY1			
085-1076		K84 MLB DEVELOPMENT PVT		K84_DEVEL_PVT			

BOM Groups	
BOM_GROUP	BOM_OPTIONS
KB4_COMMON	COMMON, ALTERNATE, KB4_MCP, KB4_MISC, KB4_DEBUG_ENG, KB4_PROGPARTS
KB4_COMMON_PVT	COMMON, ALTERNATE, KB4_MCP, KB4_MISC, KB4_DEBUG_PROD, KB4_PROGPARTS
KB4_MCP	MCP_B03, BOOT_MODE_USER, MCPSEQ_SMC
KB4_MISC	ONENTIRE_PU, DP_ESD, MIKEY, LDO_NO, MEM_SENSE, IP05_HIGH_SIDE_SENCE, MCP_T_DIODE_SENSOR, MCP5MC_DIGITEMP_YES
KB4_PROGPARTS	BOOTROM_PROD, SMC_PROD, WELLSPRING_PROD
KB4_DEBUG_ENG	DEVEL_BOM_SMC_DEBUG_YES, XDP
KB4_DEBUG_PVT	DEVEL_BOM_PVT, SMC_DEBUG_YES, XDP, NO_VREFMRGN
KB4_DEBUG_PROD	SMC_DEBUG_YES, XDP, LPCPLUS_NOT, NO_VREFMRGN
KB4_DEVEL_ENG	DEBUG_ADC, XDP_CONN, LPCPLUS, VREFMRGN
KB4_DEVEL_PVT	XDP_CONN, LPCPLUS

Module Parts						
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
33753769	1	PCB, SLVLT, 2.26, 21W, 1866, R0, 3P, BGA, P7550	U1000	CRITICAL	CPU_2_0GHZ	
39850710	1	IC, GMP7, MCP719, 3X333MM, BGA1437, B03	U1400	CRITICAL	HCP_B03	
51650706	1	CONN, 204P, 5001HM, SOCKET, D0R3, RAM, BGA	J3200	CRITICAL	FOX_DDR_CONN	
516-0201	1	CONN, 204P, 5001HM, P=0.6MM	J3100	CRITICAL	FOX_DDR_CONN	
51650790	1	CONN, 204P, 5001HM, SOCKET, D0R3, RAM, NON/SC	J3200	CRITICAL	MLX_DDR_CONN	
516-0213	1	CONN, 204P, 5001HM, P=0.6MM, HF	J3100	CRITICAL	MLX_DDR_CONN	
452-1708	4	SCR, M1, 8X0.35X0.8, D4, M0.3, BLK, M07	SCREW1, SCREW2, SCREW3, SCREW4	CRITICAL		
514-0704	1	CONN, RCPT, RJ45, PLASTIC, HF, K03/K04	J3900	CRITICAL		
514-0705	2	CONN, RCPT, USB, AP, PLASTIC, HF, K03/K04	J4600, J4610	CRITICAL		
514-0706	1	CONN, RCPT, MDP, 20P, PLASTIC, HF, K03/K04	J9400	CRITICAL		
514-0718	1	CONN, RCPT, S/POIF, TX, HF, CFP, K03/K04	J6700	CRITICAL		
35352718	1	IC, 5LS88H42, 4K V MONTR, 2.7B/2.8V, 10FN8	U7870	CRITICAL		
870-1885	4	POGO PIN, MD, NOISE-IMPROVED, K04	Z50900, Z50901, Z50902, Z50903	CRITICAL		
870-1885	3	POGO PIN, MD, NOISE-IMPROVED, K04	Z50908, Z50909, Z50911	CRITICAL		
870-1886	5	POGO PIN, TALL, NOISE-IMPROVED, K04	Z50904, Z50905, Z50906, Z50907, Z50910	CRITICAL		
870-1886	5	POGO PIN, TALL, NOISE-IMPROVED, K04	Z50912, Z50913, Z50914, Z50915, Z50916	CRITICAL		
870-1887	3	POGO PIN, THIN, NOISE-IMPROVED, K04	Z50917, Z50918, Z50916	CRITICAL		
10450033	4	RES, W, 1/4W, 6.80HM, 5%, 0805, SMD	R0612, R0617, R0630, R0633	CRITICAL		
51850774	1	CONN, RCPT, 60P, P=0.4, STK HT 1.0	J1300	CRITICAL	XDP_CONN	

353S27218	IS NEW INTERSI PART FOR FIXING B4 DONGLE ISSUE
514-0794	IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0692 PART FOR RJ45 CONNECTOR
514-0795	IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0689 PART FOR USB CONNECTORS
514-0796	IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0691 PART FOR MINI DP CONNECTOR
514-0718	IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0694 PART FOR AUDIO CONNECTOR

DEVELOPMENT BOM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0748	1	K84 RLB DEVELOPMENT BOM	DEVL	CRITICAL	DEVL_BOM
085-1076	1	K84 RLB DEVELOPMENT PVT	DEVL_PVT	CRITICAL	DEVL_BOM_PVT

Programmable Parts					
33S58603	1	IC, SMC, HSB/2117, 5A00M, TLP, HP	U4990	CRITICAL	SMC_BLANK
341S2485	1	IC, SMC, K84	U4990	CRITICAL	SMC_PROG
33S58616	1	IC, FLASH, SPI, 32MBIT, 3.2V, 80NM, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2487	1	IC, PROGRAM, EFI, BOOTROM, UNLOCK, K84	U6100	CRITICAL	BOOTROM_PROG
33S22963	1	IC, PDCCH, W/ USB, 56 PIN, PLP, CYR624784	U5701	CRITICAL	WELLSPRING_BLANK
341S2491	1	IC, WELLSPRING CONTROLLER, K84	U5701	CRITICAL	WELLSPRING_PROG

LOCKED BOOTROM APN IS 341S2488

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15250693	15259778		ALL	DALE/VEDHAY, RMGLAYERS AS ALTERNATE
15250796	15250685		ALL	CYNTEC AS ALTERNATE
15750958	15750955		ALL	DELTA AS ALTERNATE
13850603	13850602		ALL	MURATA AS ALTERNATE
12850993	12850218		ALL	KRETE AS ALTERNATE
15250874	15250516		ALL	RMGLAYERS AS ALTERNATE
15250847	15250586		ALL	RMGLAYERS AS ALTERNATE
10450018	10450023		ALL	DALE/VEDHAY AS ALTERNATE

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
B26-4393	1	LBL,P/N LABEL_PCB,20MM X 6 MM	[EEE:8CG]	CRITICAL	EEE_8CG
B26-4393	1	LBL,P/N LABEL_PCB,20MM X 6 MM	[EEE:A36]	CRITICAL	EEE_A36
B26-4393	1	LBL,P/N LABEL_PCB,20MM X 6 MM	[EEE:CXR]	CRITICAL	EEE_CXR
B26-4393	1	LBL,P/N LABEL_PCB,20MM X 6 MM	[EEE:CY1]	CRITICAL	EEE_CY1

K84 BOARD STACK-UP

Top		SIGNAL
2		GROUND
3		SIGNAL(High Speed)
4		SIGNAL(High Speed)
5		GROUND
6		POWER
7		POWER
8		GROUND
9		SIGNAL(High Speed)
10		SIGNAL(High Speed)
11		GROUND
BOTTOM		SIGNAL

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	
		4 OF 109	
		SHEET	
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

[illegible]

	8	7	6	5	4	3	2	1	
	Functional Test Points								
D	FAN CONNECTORS FUNC_TEST		X16 WIRELESS CONN FUNC_TEST		POWER NETS FUNC_TEST				D
	1499 TRUE PP5VRT S0 7 8 1498 TRUE FAN_RT_PWM 43 1497 TRUE FAN_RT_TACH 43 (NEED TO ADD 1 GND TP)		1499 TRUE PP3V3_S3_BT_F 30 1501 TRUE CONN_PCIE_MINI_D2R_P 30 72 1502 TRUE CONN_PCIE_MINI_D2R_N 30 72 1503 TRUE CONN_PCIE_MINI_R2D_P 30 72 1504 TRUE CONN_PCIE_MINI_R2D_N 30 72 1505 TRUE PCIE_CLK100M_MINI_CONN_P 30 72 1506 TRUE PCIE_CLK100M_MINI_CONN_N 30 72 1507 TRUE PP3V3_WLAN 7 38 (NEED 2 TP) 1508 TRUE PCIE_WAKE_L 17 38 1509 TRUE CONN_USB2_BT_P 30 73 1510 TRUE CONN_USB2_BT_N 30 73 1511 TRUE MINI_CLKREQ_Q_L 30 1512 TRUE MINI_RESET_CONN_L 30 (NEED TO ADD 2 GND TP)		1499 TRUE PPVCORE_S0_CPU 8 1500 TRUE PPVCORE_S0_MCP 8 1501 TRUE PP0V75_S0 8 1502 TRUE PP1V05_S0 8 1503 TRUE PP1V5_S0 8 1504 TRUE PP1V8_S0 8 1505 TRUE PP5VLT_S0 8 1506 TRUE PP5VRT_S0 7 8 1507 TRUE PP3V3_S0 8 1508 TRUE PP1V5_S3 8 1509 TRUE PP3V3_S3 7 8 1510 TRUE PP5V_S3 8 1511 TRUE PP1V1R1V05_S5 8 1512 TRUE PP3V3_S5 8 1513 TRUE PP3V42_G3H 7 8 1514 TRUE PPBUS_G3H 8 1515 TRUE PP3V3_ENET_PHY 8 1516 TRUE PP1V2R1V05_ENET 8 1517 TRUE PP3V3_G3_RTC 21 22 25 1518 TRUE PP3V3_WLAN 7 38 1519 TRUE PP5V_SW_ODD 7 34 47 1520 TRUE PP5V_S0_HDD_FLT 7 34 1521 TRUE PP3V3_S5_AVREF_SMC 36 37 1522 TRUE PP18V5_S3 7 45 1523 TRUE PP3V3_S3_LDO 7 45 1524 TRUE PP3V3_LCDVDD_SW_F 7 65 1525 TRUE PPVOUT_S0_LCDBKLT 7 47 65 68 1526 TRUE PP4V5_AUDIO_ANALOG 49 1527 TRUE SMC_PM_G2_EN 36 57 63 1528 TRUE PM_SLP_S4_L 21 36 37 63 1529 TRUE PM_SLP_S3_L 21 32 36 63 67 1530 TRUE PP5V_S3_CAMERA_F 7 65 (NEED TO ADD 1 GND TP)				C
	MIC FUNC_TEST 1499 TRUE BI_MIC_LO 53 54 1498 TRUE BI_MIC_HI 53 54 1497 TRUE BI_MIC_SHIELD 53 54 SPEAKER FUNC_TEST 1499 TRUE SPKRAMP_L_N_OUT 52 53 1498 TRUE SPKRAMP_L_P_OUT 52 53 1497 TRUE SPKRAMP_R_N_OUT 52 53 1496 TRUE SPKRAMP_R_P_OUT 52 53 1495 TRUE SPKRAMP_SUB_N_OUT 52 53 1494 TRUE SPKRAMP_SUB_P_OUT 52 53		IPD_FLEX_CONN FUNC_TEST 1499 TRUE PP3V3_S3_LDO 7 45 1500 TRUE PP18V5_S3 7 45 1501 TRUE Z2_CS_L 44 45 1502 TRUE Z2_DEBUG3 44 45 1503 TRUE Z2_MOSI 44 45 1504 TRUE Z2_MISO 44 45 1505 TRUE Z2_SCLK 44 45 1506 TRUE Z2_BOOST_EN 45 1507 TRUE Z2_HOST_INTN 44 45 1508 TRUE Z2_CLKIN 44 45 1509 TRUE Z2_KEY_ACT_L 44 45 1510 TRUE Z2_RESET 44 45 1511 TRUE PSOC_MISO 44 45 1512 TRUE PSOC_MOSI 44 45 1513 TRUE PSOC_SCLK 44 45 1514 TRUE SMBUS_SMC_A_S3_SDA 39 75 1515 TRUE SMBUS_SMC_A_S3_SCL 39 75 1516 TRUE PSOC_F_CS_L 44 45 1517 TRUE PICKB_L 44 45 (NEED TO ADD 2 GND TP)		DC POWER CONN FUNC_TEST 1499 TRUE PP18V5_DCIN_FUSE (NEED 2 TP) 55 1500 TRUE ADAPTER_SENSE 55 (NEED TO ADD 2 GND TP)				B
	LVDS FUNC_TEST 1499 TRUE PP3V3_LCDVDD_SW_F 7 65 (NEED 2 TP) 1500 TRUE PP3V3_S0_LCD_F 65 1501 TRUE PPVOUT_S0_LCDBKLT 7 47 65 68 (NEED 2 TP) 1502 TRUE LVDS_IG_DDC_CLK 18 65 1503 TRUE LVDS_IG_DDC_DATA 18 65 1504 TRUE LVDS_IG_A_DATA_N<0> 18 65 72 1505 TRUE LVDS_IG_A_DATA_P<0> 18 65 72 1506 TRUE LVDS_IG_A_DATA_N<1> 18 65 72 1507 TRUE LVDS_IG_A_DATA_P<1> 18 65 72 1508 TRUE LVDS_IG_A_DATA_N<2> 18 65 72 1509 TRUE LVDS_IG_A_DATA_P<2> 18 65 72 1510 TRUE LVDS_IG_A_CLK_F_N 65 72 1511 TRUE LVDS_IG_A_CLK_F_P 65 72 1512 TRUE LED_RETURN_1 65 68 1513 TRUE LED_RETURN_2 65 68 1514 TRUE LED_RETURN_3 65 68 1515 TRUE LED_RETURN_4 65 68 1516 TRUE LED_RETURN_5 65 68 1517 TRUE LED_RETURN_6 65 68 1518 TRUE PP5V_S3_CAMERA_F 7 65 1519 TRUE USB_CAMERA_CONN_P 65 73 1520 TRUE USB_CAMERA_CONN_N 65 73 (NEED TO ADD 5 GND TP)		KEYBOARD CONN FUNC_TEST 1499 TRUE PP3V3_S3 7 8 1500 TRUE PP3V42_G3H 7 8 1501 TRUE WS_KBD1 44 1502 TRUE WS_KBD2 44 1503 TRUE WS_KBD3 44 1504 TRUE WS_KBD4 44 1505 TRUE WS_KBD5 44 1506 TRUE WS_KBD6 44 1507 TRUE WS_KBD7 44 1508 TRUE WS_KBD8 44 1509 TRUE WS_KBD9 44 1510 TRUE WS_KBD10 44 1511 TRUE WS_KBD11 44 1512 TRUE WS_KBD12 44 1513 TRUE WS_KBD13 44 1514 TRUE WS_KBD14 44 1515 TRUE WS_KBD15_CAP 44 1516 TRUE WS_KBD16_NUM 44 1517 TRUE WS_KBD17 44 1518 TRUE WS_KBD18 44 1519 TRUE WS_KBD19 44 1520 TRUE WS_KBD20 44 1521 TRUE WS_KBD21 44 1522 TRUE WS_KBD22 44 1523 TRUE WS_KBD23 44 1524 TRUE WS_KBD_ONOFF_L 44 1525 TRUE WS_LEFT_SHIFT_KBD 44 1526 TRUE WS_LEFT_OPTION_KBD 44 1527 TRUE WS_CONTROL_KBD 44 (NEED TO ADD 1 GND TP)						A
	SATA ODD CONN FUNC_TEST 1499 TRUE PP5V_SW_ODD (NEED 2 TP) 7 34 47 1500 TRUE SMC_ODD_DETECT 34 36 1501 TRUE SATA_ODD_D2R_C_P 34 72 1502 TRUE SATA_ODD_D2R_C_N 34 72 1503 TRUE SATA_ODD_R2D_P 34 72 1504 TRUE SATA_ODD_R2D_N 34 72 (NEED TO ADD 2 GND TP)								
C	SATA HDD/SIL FUNC_TEST 1499 TRUE PP5V_S0_HDD_FLT (NEED 2 TP) 7 34 1500 TRUE SATA_HDD_R2D_P 34 72 1501 TRUE SATA_HDD_R2D_N 34 72 1502 TRUE SATA_HDD_D2R_C_P 34 72 1503 TRUE SATA_HDD_D2R_C_N 34 72 1504 TRUE SYS_LED_ANODE_R 34 (NEED TO ADD 3 GND TP)				</				








Diagram illustrating the Power Aliases for the Apple M1 Pro chip, organized into sections A, B, C, and D. The diagram shows various power rails and their connections to the chip, categorized by rail type and voltage level.

Section A: PEX & SATA AVDD/DVDD aliases

Section A shows the connections for PEX and SATA AVDD/DVDD aliases. It includes a table of aliases and their corresponding pin numbers and current requirements.

Alias	Pin	Current (mA)
PP1V05_S0_MCP_PEX_AVDD	17	206 (A01)
PP1V05_S0_MCP_PEX_DVDD	17	57 (A01)
PP1V05_S0_MCP_SATA_AVDD	20	127 (A01)
PP1V05_S0_MCP_SATA_DVDD	20	43 (A01)

Section B: "S0, S0M" RAILS

Section B shows the connections for "S0, S0M" rails. It includes a table of aliases and their corresponding pin numbers and current requirements.

Alias	Pin	Current (mA)
PP1V05_S0_CPU	7	
PP1V05_S0_CPU_VSENSE	40	
PP1V05_S0_MCP_PEX_DVDD	8	
PP1V05_S0_MCP_SATA_DVDD	8	
PP1V05_S0_MCP_HDMI_VDD	18	
PP1V05_S0_VMON	63	
PP1V05_S0_MCP_PLL_VF	62	
PP1V05_S0_MCP_PEX_AVDD	7	
PP1V05_S0_MCP_PEX_DVDD	22	
PP1V05_S0_MCP_PEX_VSENSE	40	
PP1V05_S0_MCP_PEX_AVDD	7	
PP1V05_S0_MCP_PEX_DVDD	22	
PP1V05_S0_MCP_PEX_VSENSE	40	
PP1V05_S0_MCP_PEX_AVDD	7	
PP1V05_S0_MCP_PEX_DVDD	22	
PP1V05_S0_MCP_PEX_VSENSE	40	

Section C: "S3" RAILS

Section C shows the connections for "S3" rails. It includes a table of aliases and their corresponding pin numbers and current requirements.

Alias	Pin	Current (mA)
PP1V05_S3_CPU	7	
PP1V05_S3_CPU_VSENSE	40	
PP1V05_S3_MCP_PEX_DVDD	8	
PP1V05_S3_MCP_SATA_DVDD	8	
PP1V05_S3_MCP_HDMI_VDD	18	
PP1V05_S3_VMON	63	
PP1V05_S3_MCP_PLL_VF	62	
PP1V05_S3_MCP_PEX_AVDD	7	
PP1V05_S3_MCP_PEX_DVDD	22	
PP1V05_S3_MCP_PEX_VSENSE	40	
PP1V05_S3_MCP_PEX_AVDD	7	
PP1V05_S3_MCP_PEX_DVDD	22	
PP1V05_S3_MCP_PEX_VSENSE	40	

Section D: "G3H" RAILS

Section D shows the connections for "G3H" rails. It includes a table of aliases and their corresponding pin numbers and current requirements.

Alias	Pin	Current (mA)
PP1V05_G3H_CPU	7	
PP1V05_G3H_CPU_VSENSE	40	
PP1V05_G3H_MCP_PEX_DVDD	8	
PP1V05_G3H_MCP_SATA_DVDD	8	
PP1V05_G3H_MCP_HDMI_VDD	18	
PP1V05_G3H_VMON	63	
PP1V05_G3H_MCP_PLL_VF	62	
PP1V05_G3H_MCP_PEX_AVDD	7	
PP1V05_G3H_MCP_PEX_DVDD	22	
PP1V05_G3H_MCP_PEX_VSENSE	40	
PP1V05_G3H_MCP_PEX_AVDD	7	
PP1V05_G3H_MCP_PEX_DVDD	22	
PP1V05_G3H_MCP_PEX_VSENSE	40	

Section E: "ENET" RAILS

Section E shows the connections for "ENET" rails. It includes a table of aliases and their corresponding pin numbers and current requirements.

Alias	Pin	Current (mA)
PP1V05_ENET_FET	31	
PP1V05_ENET_PHY	31	
PP1V05_ENET_MCP_PEX_DVDD	17	
PP1V05_ENET_MCP_PEX_DVDD1	17	
PP1V05_ENET_MCP_PEX_DVDD	17	
PP1V05_ENET_MCP_PEX_DVDD1	17	
PP1V05_ENET_MCP_PEX_DVDD	17	
PP1V05_ENET_MCP_PEX_DVDD1	17	
PP1V05_ENET_MCP_PEX_DVDD	17	
PP1V05_ENET_MCP_PEX_DVDD1	17	

Section F: "S5" RAILS

Section F shows the connections for "S5" rails. It includes a table of aliases and their corresponding pin numbers and current requirements.

Alias	Pin	Current (mA)
PP1V05_S5_REG	7	
PP1V05_S5_MCP_PEX_DVDD	8	
PP1V05_S5_MCP_SATA_DVDD	8	
PP1V05_S5_MCP_HDMI_VDD	18	
PP1V05_S5_VMON	63	
PP1V05_S5_MCP_PLL_VF	62	
PP1V05_S5_MCP_PEX_AVDD	7	
PP1V05_S5_MCP_PEX_DVDD	22	
PP1V05_S5_MCP_PEX_VSENSE	40	
PP1V05_S5_MCP_PEX_AVDD	7	
PP1V05_S5_MCP_PEX_DVDD	22	
PP1V05_S5_MCP_PEX_VSENSE	40	

Section G: "S0, S0M" RAILS

Section G shows the connections for "S0, S0M" rails. It includes a table of aliases and their corresponding pin numbers and current requirements.

Alias	Pin	Current (mA)
PP1V05_S0_CPU	7	
PP1V05_S0_CPU_VSENSE	40	
PP1V05_S0_MCP_PEX_DVDD	8	
PP1V05_S0_MCP_SATA_DVDD	8	
PP1V05_S0_MCP_HDMI_VDD	18	
PP1V05_S0_VMON	63	
PP1V05_S0_MCP_PLL_VF	62	
PP1V05_S0_MCP_PEX_AVDD	7	
PP1V05_S0_MCP_PEX_DVDD	22	
PP1V05_S0_MCP_PEX_VSENSE	40	
PP1V05_S0_MCP_PEX_AVDD	7	
PP1V05_S0_MCP_PEX_DVDD	22	
PP1V05_S0_MCP_PEX_VSENSE	40	

Section H: "S3" RAILS


Section H shows the connections for "S3" rails. It includes a table of aliases and their corresponding pin numbers and current requirements.


Alias	Pin	Current (mA)
PP1V05_S3_CPU	7	
PP1V05_S3_CPU_VSENSE	40	
PP1V05_S3_MCP_PEX_DVDD	8	
PP1V05_S3_MCP_SATA_DVDD	8	
PP1V05_S3_MCP_HDMI_VDD	18	
PP1V05_S3_VMON	63	
PP1V05_S3_MCP_PLL_VF	62	
PP1V05_S3_MCP_PEX_AVDD	7	
PP1V05_S3_MCP_PEX_DVDD	22	
PP1V05_S3_MCP_PEX_VSENSE	40	
PP1V05_S3_MCP_PEX_AVDD	7	
PP1V05_S3_MCP_PEX_DVDD	22	
PP1V05_S3_MCP_PEX_VSENSE	40	


Section I: "G3H" RAILS

Section I shows the connections for "G3H" rails. It includes a table of aliases and their corresponding pin numbers and current requirements.

Alias	Pin	Current (mA)
PP1V05_G3H_CPU	7	
PP1V05_G3H_CPU_VSENSE	40	
PP1V05_G3H_MCP_PEX_DVDD	8	
PP1V05_G3H_MCP_SATA_DVDD	8	








SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
CPU Power & Ground			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		11 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



87654321

SYNC FROM T18

REMOVE NO STUFF CAPS C1220 TO C1231

REMOVE C1244 & C1245

CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

87654321

8

7

6

5

4

3


2


1


NOTE: This is not the standard XDP pinout.
USE WITH 920-0782 ADAPTER FLEX TO SUPPORT CPU, MCP DEBUGGING.

[illegible]

Please avoid any obstructions
ON ODD-NUMBERED SIDE OF J1300







SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

PAGE TITLE

MCP Memory Misc

DRAWING NUMBER 051-7982 SIZE D


REVISION C.0.0


BRANCH


16 OF 109 SHEET


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>











SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP SATA & USB			
		DRAWING NUMBER	SIZE
Apple Inc.		051-7982	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
CURRENT DESIGN SHEET		PAGE	20 OF 109
		SHEET	<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>





SYNC MASTER=K24 MLB

SYNC DATE=04/06/2009

PAGE TITLE

MCP Power & Ground

 Apple Inc.

DRAWING NUMBER
051-7982

REVISION
C.0.0


BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
22 OF 109

CURRENT DESIGN SHEET

OF TOTAL DESIGN SHEETS



SYNC MASTER=K24 MLB

SYNC DATE=04/06/2009

MCP Standard Decoupling

Apple Inc.

DRAWING NUMBER

051-7982

REVISION

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED








PAGE

25 OF 109

SHEET

RECURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



```

SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC
REMOVE HDCP ROMS

```

SYNCH MASTER=K24 MLB		SYNCH DATE=04/06/2005	
PAGE TITLE			
MCP Graphics		Support	
	Apple Inc.		DRAWING NUMBER 051-7982
			REVISION C.0.0
			SIZE D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		BRANCH PAGE 26 OF 109	
		SHEET SHEET# OF TOTAL	

D

C

B


A

D

C

B

A



MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.

MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.


SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGD000_DELAY should guarantee CPU_VLD does not go high before CPUVDD0_EN (which is 40-100ms after PS_PWRGD assertion).

NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.



SYNC FROM T18
CHANGE RESET BUTTON TO RESET PADS
REMOVE UNUSED PCIE RESET SIGNALS
REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
CHANGE RTC COIN CELL TO LDO & SUPERCAP
ALIAS MEM_VTT_EN TO =DDRVTT_EN
CHANGE Y2810 AND U2850 TO SMALLER PARTS

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
PAGE TITLE			
SB Misc			
		DRAWING NUMBER	SIZE
Apple Inc.		051-7982	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		C.0.0	
		BRANCH	
		PAGE	
		28 OF 109	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		SHEET	

D

C

B

A

D

C

B

A

D

D

C

B

A

D

C

B

A

D

C

B

A

D



C


B

A

DC


B


A




"Factory" (top) slot

SYNCH MASTER=K24 MLB		SYNCH DATE=02/05/2009	
PAGE TITLE DDR3 SO-DIMM Connector A			
 Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 31 OF 109 SHEET	
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			







D

C

B

A


D

C


B

A


WLAN Enable Generation



3.3V ENET FET




1.05V ENET FET



RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE Ethernet & AirPort Support			
 Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 38 OF 109	
CURRENT DESIGN S		SHEET	
		SHEET#	<TO


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>





- COPY THIS PAGE FROM K36 CSA.39




SYNCH MASTER=K24 MLB		SYNCH DATE=04/06/2009	
PAGE TITLE			
ETHERNET CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		39 OF 109	
		SHEET	
SHEET > OF < TOTAL DESIGN SHEETS >			












Alternate SPI ROM Support








LPC+SPI Connector







SYNC MASTER=K24_MLB		SYNC DATE=02/16/2009	
PAGE TITLE			
LPC+SPI Debug Connector			
DRAWING NUMBER		SIZE	
051-7982		D	
REVISION		C.0.0	
BRANCH			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
51 OF 109			
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			














PLACEMENT_NOTE=PLACE CLOSE TO J4501 IN A CONVENIENT LOCATION


SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		55 OF 109	
SHEET			
CURRENT DESIGN SHEET# OF <TOTAL DESIGN SHEETS>			






SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
PAGE TITLE			
WELLSPRING 2			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED		REVISION	
		C.0.0	
		BRANCH	
		PAGE	58 OF 109
		SHEET	
		SHEET# OF <TOTAL>	





SYNC MASTER=K19 IMLB		SYNC DATE=02/25/2009	
PAGE TITLE		DRAWING NUMBER	
051-7982		D	
Apple Inc.		REVISION	
C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		60 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K24 MLB

SYNC DATE=02/16/2009

SPI ROM


 Apple Inc.


DRAWING NUMBER
051-7982
REVISION
C.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
61 OF 109
SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>










D

C






SYNC MASTER=AUDIO		SYNC DATE=06/09/2009			
PAGE TITLE					
AUDIO: JACK					
	Apple Inc.		DRAWING NUMBER		
			051-7982		
			SIZE		
NOTICE OF PROPRIETARY PROPERTY:			REVISION		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			C.0.0		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			BRANCH		
II NOT TO REPRODUCE OR COPY IT			PAGE		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			67 OF 109		
IV ALL RIGHTS RESERVED			SHEET		
DESIGN SHEET> OF <TOTAL DESIGN SHEETS>					



PBUS SUPPLY / BATTERY CHARGER



SYNC MASTER=K24 MLB

SYNC DATE=02/05/2009

PAGE TITLE

PBUS Supply/Battery Charger

Apple Inc.

051-7982 D

REVISION

C.0.0

BRANCH

70 OF 109

SHEET

DESIGN SHEETS

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PWM FREQ. = 400 kHz
MAX CURRENT = 7A
(??? limited)

5V S3/3.3V S5 POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$

PWM FREQ. = 300 KHZ
MAX CURRENT = 10A

PWM FREQ. = 375 KHZ
MAX CURRENT = 4A


SEPERATED MASTER PG000 FOR BOTH 5V AND 3V3.


PAGE TITLE	
5V/3.3V SUPPLY	
Apple Inc.	DRAWING NUMBER
	051-7982
	REVISION
	C.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE	
72 OF 109	
SHEET	
CURRENT DESIGN SHEET	
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

D


B

A





CPUVTT POWER SUPPLY



SYNC MASTER=K24 MLB

SYNC DATE=02/04/2009

CPU VTT(1.05V) SUPPLY

Apple Inc.

051-7982

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

76 OF 109


SHEET

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


1.8V S0 SWITCHER




1.05V S0 PLL LDO




MCP 1.05V S5 (AUXC) SUPPLY




SYNC MASTER=K24 MLB		SYNC DATE=03/24/2009	
PAGE TITLE		MISC POWER SUPPLIES	
DRAWING NUMBER		051-7982	D
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		77 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	






SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
PAGE TITLE			
LVDS CONNECTOR			
	Apple Inc.	DRAWING NUMBER	051-7982
		SIZE	D
REVISION		C.0.0	
BRANCH			
PAGE		90 OF 109	
SHEET			
DESIGN SHEETS			
DESIGN SHEETS			

DESIGN SHEETS> OF <TOTAL DESIGN SHEETS>



Port Power Switch

POR IS PLASTIC MINI DP CONNECTOR BUT METAL PART'S SCHEMATIC AND CAD SUMBOLS
HAVE BEEN USED BEACUSE ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-7982
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	94 OF 109
		SHEET	DESIGN SHEET# OF <TOTAL>

8		7		6		5		4		3		2		1	
K84 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS															
BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)		ALLEGRO VERSION					
TOP, 15L2, 15L3, 15L4, 15L5, 15L6, 15L7, 15L8, 15L9, 15L10, 15L11, BOTTOM				NO_TYPE, BGA_P1MM				MM		15.5.1					
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
DEFAULT		*	Y	=50_OHM_SE	0.100MM	30 MM	0 MM	0 MM							
STANDARD		*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
55_OHM_SE		TOP, BOTTOM	Y	0.090 MM	0.090 MM										
55_OHM_SE		*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
58_OHM_SE		TOP, BOTTOM	Y	0.115 MM	0.115 MM										
58_OHM_SE		*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
49_OHM_SE		TOP, BOTTOM	Y	0.105 MM	0.100 MM										
49_OHM_SE		*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
27P4_OHM_SE		TOP, BOTTOM	Y	0.310 MM	0.310 MM										
27P4_OHM_SE		*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
70_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
70_OHM_DIFF		15L3, 15L4, 15L6, 15L10	Y	0.151 MM	0.100 MM	=STANDARD	0.224 MM	0.224 MM							
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
90_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
90_OHM_DIFF		15L3, 15L4, 15L6, 15L10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM							
90_OHM_DIFF		TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
100_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
100_OHM_DIFF		15L3, 15L4, 15L6, 15L10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM							
100_OHM_DIFF		TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
100_OHM_DIFF_H00		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
100_OHM_DIFF_H00		15L3, 15L4, 15L6, 15L10	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM							
100_OHM_DIFF_H00		TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
110_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
110_OHM_DIFF		15L3, 15L4, 15L6, 15L10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM							
110_OHM_DIFF		TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
2X_DIELECTRIC		TOP, BOTTOM		0.140 MM				?							
3X_DIELECTRIC		TOP, BOTTOM		0.210 MM				?							
4X_DIELECTRIC		TOP, BOTTOM		0.280 MM				?							
5X_DIELECTRIC		TOP, BOTTOM		0.350 MM				?							
2X_DIELECTRIC		*		0.120 MM				?							
3X_DIELECTRIC		*		0.180 MM				?							
4X_DIELECTRIC		*		0.252 MM				?							
5X_DIELECTRIC		*		0.315 MM				?							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET								
*		*	BGA_P1MM	BGA_P1MM	HEM_40S	BGA_P1MM	STANDARD								
HEM_CLK		*	BGA_P1MM	BGA_P1MM	HEM_40S_V00	BGA_P1MM	STANDARD								
CLK_FSB		*	BGA_P1MM	BGA_P1MM											
CLK_LPC		*	BGA_P1MM	BGA_P1MM											
CLK_PCI		*	BGA_P1MM	BGA_P1MM											
CLK_PCIE		*	BGA_P1MM	BGA_P1MM											
CLK_SLOW		*	BGA_P1MM	BGA_P1MM											
FSR_D0TB		FSR_D0TB	BGA_P1MM	BGA_P1MM											
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
1:5:1_SPACING		*	0.15 MM	?											
2:1_SPACING		*	0.2 MM	?											
2.5:1_SPACING		*	0.25 MM	?											
3:1_SPACING		*	0.3 MM	?											
4:1_SPACING		*	0.4 MM	?											
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
2X_DIELECTRIC		TOP, BOTTOM	0.140 MM	?											
3X_DIELECTRIC		TOP, BOTTOM	0.210 MM	?											
4X_DIELECTRIC		TOP, BOTTOM	0.280 MM	?											
5X_DIELECTRIC		TOP, BOTTOM	0.350 MM	?											
2X_DIELECTRIC		*	0.120 MM	?											
3X_DIELECTRIC		*	0.180 MM	?											
4X_DIELECTRIC		*	0.252 MM	?											
5X_DIELECTRIC		*	0.315 MM	?											
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
150_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
150_OHM_DIFF		15L3, 15L4, 15L6, 15L10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM							
150_OHM_DIFF		TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH									