




SYNC MASTER=T18 MLB

SYNC DATE=12/12/2007

System Block Diagram

Apple Inc.

DRAWING NUMBER

051-7898

SIZE

D

REVISION

C.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE

2 OF 109

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8

7

6

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630 - 9923	PCBA, MLB, BETTER, K24	K24_COMMON, CPU_2_26GHZ, EEE_6GC, KB_BL
630 - 9924	PCBA, MLB, BEST, K24	K24_COMMON, CPU_2_53GHZ, EEE_6GD, KB_BL

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

BOM Groups

BOM_GROUP	BOM_OPTIONS
K24_COMMON	COMMON, ALTERNATE, K24_MCP, K24_MISC, K24_DEBUG_PROD, K24_PROGPARTS
K24_MCP	MCP_B83, BOOT_MODE_USER, MCPSEQ_SMC
K24_MISC	ONEWIRE_PU, DP_ESD, MIKEY, BKLT_PROD, SUPERCAP_NO, LDO_NO
K24_PROGPARTS	BOOTROM_PROD, SMC_PROD, IR_PROD, WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM, SMC_DEBUG_YES, XDP
K24_DEBUG_PVT	DEVEL_BOM, BMON_PROD, SMC_DEBUG_YES, XDP, NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD, SMC_DEBUG_YES, XDP, LPCPLUS_NOT, NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG, XDP_CONN, LPCPLUS, VREFMRGN, FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3646	1	PDC, SLGBE, PRQ, 2.0, 25W, 1066, M0, 3M, BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3764	1	PDC, SLGE2, PRQ, 2.26, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_26GHZ
337S3639	1	PDC, SLB4N, PRQ, 2.4, 25W, 1066, M0, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3756	1	PDC, SLGF6, PRQ, 2.53, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3761	1	PDC, SLGLA, PRQ, 2.66, 25W, 1066, E0, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ
338S0710	1	IC, GMPD, MCP79, 35X35MM, BGA1437, B03	U1400	CRITICAL	MCP_B03

Programmable Parts

338S0563	1	IC, SMC, HSB/2117, 9X9MM, TLP, HF	U4900	CRITICAL	SMC_BLANK
341S2445		IC, SMC, K24	U4900	CRITICAL	SMC_PROG
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441	1	IC, PRGRM, EFI BOOTROM, UNLOCK, K24	U6100	CRITICAL	BOOTROM_PROG
338S0375	1	IC, CY7C63833, ENCORE II, USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC, IR CONTROLLER, M97	U4800	CRITICAL	IR_PROG
337S2983	1	IC, P50C+ / USB, 56 PIN, WLF, CYBC24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2503	1	IC, PRGRM, WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROG

LOCKED BOOTROM APN IS 341S2443

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S08778	152S08693		ALL	CYNTEC AS ALTERNATE
152S08796	152S08685		ALL	CYNTEC AS ALTERNATE
157S08058	157S08055		ALL	DELTA AS ALTERNATE
104S00018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7550 CPU AS ALTERNATE
353S2718	353S2310		ALL	INTERSEL AS ALTERNATE

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-6741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

K24 BOARD STACK-UP

Top		SIGNAL
2		GROUND
3		SIGNAL (High Speed)
4		SIGNAL (High Speed)
5		GROUND
6		POWER
7		POWER
8		GROUND
9		SIGNAL (High Speed)
10		SIGNAL (High Speed)
11		GROUND
BOTTOM		SIGNAL

SYNC MASTER=M97 MLB		A
PAGE TITLE		
BOM Configuration		
 Apple Inc.	UNDRAWING NUMBER 051-7898	
REVISION C.0.0		OF TOTAL DESIGN SHEETS>
BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		
PAGE 4 OF 109		
SHEET <CURRENT DESIGN SHEET>		

8	7	6	5	4	3	2	1
Functional Test Points							
D	Fan Connectors		RIGHT CLUTCH CONN		DEBUG VOLTAGE		
	(NEED 3 TP)						
	MIC FUNC_TEST						
	SPEAKER FUNC_TEST						
	THERMAL FUNC_TEST						
	LVDS FUNC_TEST						
C							
B							
A							

Fan Connectors

(NEED 3 TP)

MIC FUNC_TEST

SPEAKER FUNC_TEST

THERMAL FUNC_TEST

LVDS FUNC_TEST

(NEED TO ADD 5 GND TP)

SATA ODD CONN

(NEED TO ADD 4 GND TP)

SATA HDD/IR/SIL

(NEED 4 TP)

BATT POWER CONN

(NEED 3 TP)

BATT SIGNAL CONN

(NEED 3 TP)

(NEED TO ADD 5 GND TP)

RIGHT CLUTCH CONN

(NEED 2 TP)

IPD_FLEX_CONN

KEYBOARD CONN

KBD BACKLIGHT CONN

(NEED 2 TP)

(NEED TO ADD 2 GND TP)

DEBUG VOLTAGE

(NEED TO ADD 4 GND TP)

DC POWER CONN

(NEED 3 TP)

(NEED TO ADD 4 GND TP)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

501-7898

C.0.0


7 OF 109


SHEET


FUNCTIONAL TEST POINTS


OF

TOTAL DESIGN SHEETS










SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
PAGE TITLE			
CPU Power & Ground			
 Apple Inc.		DRAWING NUMBER	051-7898
		SIZE	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	11 OF 109
		SHEET	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



87654321

SYNC FROM T18

REMOVE NO STUFF CAPS C1220 TO C1231

REMOVE C1244 & C1245

CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

87654321

8

7

6


5


4

3

2


1







Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP CPU Interface			
DRAWING NUMBER		SIZE	
051-7898		D	
REVISION		C.0.0	
BRANCH		PAGE	
		14 OF 109	
SHEET			
14 OF 109			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			







SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP Memory Misc			
 Apple Inc.		DRAWING NUMBER	051-7898
		SIZE	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		DESIGN SHEETS	
IV ALL RIGHTS RESERVED		OF <TOTAL>	






SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP SATA & USB			
	DRAWING NUMBER		SIZE
	051-7898		D
Apple Inc.		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET>		OF <TOTAL DESIGN SHEETS>	






Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP Power & Ground			
DRAWING NUMBER		SIZE	
051-7898		D	
REVISION		C.0.0	
BRANCH			
PAGE		22 OF 109	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



PAGE TITLE		DRAWING NUMBER		SIZE	
MCP Standard Decoupling		051-7898		D	
Apple Inc.		REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		PAGE	
SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008		25 OF 109	
RECURRENT DESIGN SHEET		OF		TOTAL DESIGN SHEETS	



SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC
REMOVE HDCP ROMS

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
PAGE TITLE			
MCP Graphics Support			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-7898	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	26 OF 109
		SHEET	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN
NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV


MEM A VREF CA
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM B VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM B VREF CA
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

CPU FSB VREF
C
0x00
0x55
-0.91 mA
0.52 mA
0.70 V
0.091 V
1.044 V
11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=BEN

SYNC DATE=03/31/2008

FSB/DDR3 Vref Margining

Apple Inc.

051-7898

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

29 OF 109

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot

SYNC MASTER=BEN		SYNC DATE=06/30/2008	
PAGE TITLE			
DDR3 S0-DIMM Connector A			
DRAWING NUMBER		SIZE	
051-7898		D	
REVISION		C.0.0	
BRANCH		PAGE	
31 OF 109		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- #PP1V5_S0_MEM_B
- #PP1V5_S3_MEM_B
- #PP0V75_S0_MEM_VTT_B
- #PPSPD_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:

- #I2C_S0DIMMB_SCL
- #I2C_S0DIMMB_SDA


BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)





DDR3 GROUND RETURN CAPS (MCP SIDE)



"Expansion" (bottom) slot

SYNC MASTER=BEN		SYNC DATE=05/09/2008	
PAGE TITLE			
DDR3 S0-DIMM Connector B			
DRAWING NUMBER		SIZE	
051-7898		D	
REVISION		C.0.0	
BRANCH		PAGE	
32 OF 109		SHEET	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			





SYNC MASTER=YITE

SYNC DATE=04/22/2008

Right Clutch Connector

Apple Inc.

051-7898

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

34 OF 109


SHEET

OF

TOTAL DESIGN SHEETS>



SYNC MASTER=VEMURI		SYNC DATE=01/30/2009	
PAGE TITLE			
SECUREDIGITAL CARD READER			
 Apple Inc.		DRAWING NUMBER	051-7898
		SIZE	D
		REVISION	C.0.0
		BRANCH	
		PAGE	35 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN		SHEET	> OF <TOT




Configuration Settings:

PHYAD	= 01 (PHY Address 00001)
AN[1:0]	= 11 (Full auto-negotiation)
RXDLY	= 0 (RXCLK transitions with data)
TXDLY	= 0 (No TXCLK Delay)

SYNC MASTER=SUMA		SYNC DATE=05/23/2008	
PAGE 11/11		Ethernet PHY (RTL8211CL)	
DRAWING NUMBER		051-7898	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		37 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		DESIGN SHEET	
II NOT TO REPRODUCE OR COPY IT		OF	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		TOTAL DESIGN SHEETS>	
IV ALL RIGHTS RESERVED			

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET


@ 2.5V Vgs:
Rds(on) = 90m0hm max
I(max) = 1.7A (85C)

CRITICAL
Q3810
NTR4101P
SOT-23-HF



MOBILE:
Recommend aliasing PM_SLP_RMGT_L and
=P3V3ENET_EN. Nets separated on
ARB for alternate power options.


1.05V ENET FET



Non-ARB:
Recommend aliasing PM_SLP_RMGT_L and
=P1V05ENET_EN. Nets separated on
ARB for alternate power options.


RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



SYNC MASTER=SUMA		SYNC DATE=07/01/2008	
PAGE TITLE Ethernet & AirPort Support			
DRAWING NUMBER 051-7898		SIZE D	
REVISION C.0.0		BRANCH	
PAGE 38 OF 109		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0558	1	RES, 0.68 OHM, 1%, 0402, SMD	R4100	CRITICAL	



SYNC MASTER=K19 MLB

SYNC DATE=11/02/2008

FireWire LLC/PHY (FW643)

Apple Inc.

051-7898

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

41 OF 109

SHEET


DESIGN_SHEET> OF <TOTAL DESIGN_SHEETS>

④ 2.5V V_{gs} :

```
Power aliases required by this page:
- =PPBUS_S5_FWPRSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passtru summation node)
```


Signal aliases required by this page:
(NONE)

BIOS options provided by this page:




1.05V FW FET


ET




FireWire Port Power Switch



Late-VG Event Detection



FWLATEVG Hysteresis:
3.08V when port power is on
2.91V when late Vg event and port power is off



SYNCH MASTER=YUN K19 MLB		SYNCH DATE=12/22/2008	
PAGE TITLE			
FireWire Port Power			
 Apple Inc.	DRAWING NUMBER	051-7898	
	SIZE	D	
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 42 OF 109	
RESISTANT DESIGN SHEET		SHEET	
		OF <TO>	

D

C

B

A

D

C

B

A

D

C

D

C

- B

D

C



A



B



D



A

D


C


B

A


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART SHEET
IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS








SYNC MASTER=YUAN.MA		SYNC DATE=01/18/2008	
PAGE TITLE		External USB Connectors	
DRAWING NUMBER		051-7898	D
REVISION		C.0.0	
BRANCH			
PAGE		46 OF 109	
SHEET			
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	
CURRENT DESIGN SHEET		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	







[illegible][illegible]


LPC+SPI Connector


Alternate SPI ROM Support




SPI MUX BYPASS

Table of Components:


QTY	REF	DESCRIPTION
1	U5110	PI3USB102ZLE TQFN
1	U5120	PI3USB102ZLE TQFN
1	U5146	20K 1/16W MF-LF 402
1	U5156	20K 1/16W MF-LF 402
1	U5157	20K 1/16W MF-LF 402
1	U5158	20K 1/16W MF-LF 402
1	R5190	10K 1/16W MF-LF 402
1	R5191	10K 1/16W MF-LF 402
1	R5140	100K 1/16W MF-LF 402
1	R5144	20K 1/16W MF-LF 402
1	C5114	0.1UF 25V CERM 402
1	C5124	0.1UF 25V CERM 402


[illegible]












8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



APN 5510689

CRITICAL
J5800
55560-0228

0.50mm
0.25mm

R-ST-5A

2 1

4 3

6 5

8 7

10 9

12 11

14 13

16 15

18 17

NC 19

20

22 21

0.50mm
0.25mm

0.50mm
0.25mm

48C8 6C5 Z2_CS_L

48C8 6C5 Z2_DEBUG3

48C8 6C5 Z2_MOSI

48C8 6C5 Z2_MISO

48C8 6C5 Z2_SCLK

49C5 6C5 Z2_B00ST_EN

48D0 6C5 Z2_HOST_INTN

48C8 6C5 Z2_CLKIN

49B4 6C5 6C7 PP3V3_S3_LDO

6C5 48C8 Z2_KEY_ACT_L

6C5 48C8 Z2_RESET

6C5 48C8 PSOC_F_CS_L

6C5 48D0 PICKB_L

6C5 48C8 PSOC_MISO

6C5 48C8 PSOC_MOSI


6C5 48C8 PSOC_SCLK

4101 =I2C_TPAd_SDA


4101 =I2C_TPAd_SCL

6C3 6C5 49D3 PP18V5_S3

3V3 LDO FOR IPD



KEYBOARD BACKLIGHT DRIVING AND DETECTION



A


```
To detect Keyboard backlight, SMC will
tristate SMC_SYS_KBDLED:
    LOW = keyboard backlight present
    HIGH= keyboard backlight not present


BOM OPTION: KBDLED_YES
TURNED ON FOR BEST MLB CONFIG

R5853 ALWAYS PRESENT
```

KBD BACKLIGHT CONNECTOR	PAGE TITLE	WELLSPRING 2
-------------------------	------------	--------------

SYNC MASTER=YUAN.MA		SYNC DATE=05/07/2008	
MADE TITLE		WELLSPRING 2	
	Apple Inc.	DRAWING NUMBER	051-7898
		SIZE	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		58 OF 109	
		SHEET	
		DRAWING SHEET> OF <TOTAL	





8

7

6

5

4

3

2

1

D

C

B

A

SYNC MASTER=CHANGZHANG

SYNC DATE=05/02/2008

SPI ROM

 Apple Inc.

DRAWING NUMBER
051-7898

SIZE
D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


REVISION
C.0.0

BRANCH


PAGE
61 OF 109

SHEET

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456




NOTES ON CODEC I/O



DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

SYNC MASTER=AUDIO		SYNC DATE=03/04/2009	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION		
	C.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		62 OF 109	
SHEET			
SHEET> OF <TOTAL SHEETS>			

```
CODEC_RIN = 20K OHMS
NET_RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
FC_HP = 3.6 HZ
FC_LP = 43KHZ
VIN = 2VRMS, CODEC_VIN = 1.14 VRMS
```




SYNCH MASTER=AUDIO		SYNCH DATE=01/31/2009	
PAGE TITLE			
AUDIO: LINE INPUT FILTER			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE	
		63 OF 109	
CURRENT DESIGN SHEET		SHEET	
OF <TOTAL DESIGN SHEETS>			

[illegible]


PAGE 111		PAGE 112	
SYNCH MASTER=AUDIO		SYNCH DATE=02/03/2009	
AUDIO: HEADPHONE FILTER			
 Apple Inc.		DRAWING NUMBER 051-7898	
		SIZE D	
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 65 OF 109	
CURRENT DESIGN SHEET		SHEET	
		OF <TOTAL>	

APN: 353S2524

SATELLITE	169 HZ < FC < 282 HZ
SUB	80 HZ < FC < 132 HZ
GAIN	6DB




SYNC MASTER=AUDIO		SYNC DATE=12/18/2006	
PAGE TITLE			
AUDIO0: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-7898		D
	REVISION		
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		66 OF 109	
SHEET		SHEET	
CURRENT DESIGN SHEET> OF <TOTAL>			



MIC CONNECTOR
APN:518S0520

SPEAKER CONNECTOR
APN: 518S0519

SYNC MASTER=AUDIO		SYNC DATE=03/20/2009	
PAGE TITLE		AUDIO: JACK	
DRAWING NUMBER		051-7898	D
REVISION		C.0.0	
BRANCH			
PAGE		67 OF 109	
SHEET			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



3.425V "G3Hot" Supply

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

Vout = 3.425V
250mA MAX OUTPUT
(Switcher limit)

Vout = 1.25V * (1 + Ra / Rb)

518-0359

CRITICAL
J6950
BAT-K24
N-RT-TH

BATTERY CONNECTOR


Pin 1: 1
Pin 2: 2
Pin 3: 3
Pin 4: 4
Pin 5: 5
Pin 6: 6
Pin 7: 7
Pin 8: 8
Pin 9: 9
Pin 10: 10
Pin 11: 11
Pin 12: 12
Pin 13: 13

Labels:
=SMBUS_BATT_SCL
=SYS_DETECT_L
=SMBUS_BATT_SDA
50A3 58B3 6AT BATT POS F
43C3 58C3
43C3 58C3
CRITICAL
D6950
RCLAMP2402B SC-75
R6950
19K 5% 1/16W NF-1F 402
C6950
0.1uF 10V X5R 402

LD_PIN
LD_PIN
LD_PIN
LD_PIN

SYNCH MASTER=YUNWU		SYNCH DATE=12/11/2006	
PROJECT TITLE			
DC-In & Battery Connectors			
 Apple Inc.		DRAWING NUMBER 051-7898	
		SIZE D	
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE 69 OF 109	
SHEET		SHEET> OF <TOTAL SHEETS>	

PBUS SUPPLY / BATTERY CHARGER




SYNC_MASTER=K24_MLB		SYNC_DATE=05/20/2003	
PAGE TITLE			
PBUS Supply/Battery Charger			
DRAWING NUMBER		SIZE	
051-7898		D	
REVISION		C.0.0	
BRANCH		70 OF 109	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

PWM FREQ. = 400 kHz
MAX CURRENT = 7A
(??? limited)

1.5V/0.75V(DDR3) POWER SUPPLY

$$V_{OUT} = 0.75V * (1 + R_A / R_B)$$



MAX CURRENT = 12A
PWM FREQ. = 400 KHZ
PUT ONE BULK CAP NEXT TO THE LOAD
=PP1V5_S3_REG

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

SYNC MASTER=RAYMOND

SYNC DATE=01/31/2008

1.5V/0.75V DDR3 SUPPLY

Apple Inc.

051-7898

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


73 OF 109

SHEET

DESIGN> OF <TOTAL DESIGN SHEETS>



MCP VCORE POWER SUPPLY



VID<2:0>	MCP TARGET
000	+1.05V
001	+1.00V
010	+0.95V
011	+0.90V
100	+0.85V
101	+0.80V
110	+0.75V
111	+0.70V

SYNC MASTER=K19 MLB

SYNC DATE=12/10/2008

MCP CORE REGULATOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-7898

REVISION

C.0.0

BRANCH

PAGE

75 OF 109

SHEET


SHEET> OF <TOTAL DESIGN SHEETS>

D




A


1.8V S0 SWITCHER




1.05V S0 PLL LDO




MCP 1.05V S5 (AUXC) SUPPLY




SYNC MASTER=RAYMOND		SYNC DATE=01/23/2008	
PAGE TITLE			
MISC POWER SUPPLIES			
Apple Inc.		DRAWING NUMBER	051-7898
NOTICE OF PROPRIETARY PROPERTY:		REVISION	C.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	77 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P - TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)



3.3V S0 FET


MOSFET	FDC606P
CHANNEL	P - TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)



5.0V S0 FET


MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 MOHM @4.5V
LOADING	1.7 A (EDP)

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)




1.5V S0 FET	
MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOHM @4.5V VGS
LOADING	5A (EDP)

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.



SYNC MASTER=YUAN.MA		SYNC DATE=12/11/2008	
PAGE TITLE			
POWER FETS			
 Apple Inc.	DRAWING NUMBER	051-7898	SIZE
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		79 OF 109	
		SHEET	
		SHEET> OF <TOT	



D




A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	6	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719, R9720, R9721, R9722		BKLT_ENG
116S0005	1	RES, 1/16W, 0.1 OHM, 1%, 0402, SM	R9700		BKLT_ENG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2670	1	IC, LP8543, WHT LED BKLT CTRLR, QFN24, PROD	U9701	CRITICAL	

SYNC MASTER=KIRAN SYNC DATE=12/05/2008

PAGE TITLE		DRAWING NUMBER		SIZE
LCD BACKLIGHT DRIVER		051-7898		D
Apple Inc.		REVISION		C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		SHEET
		97 OF 109		
RECURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>				



8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

Need to support MEM_*-style wildcards!

DDR2:
DQ signals should be matched within 20 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
All DQS pairs should be matched within 100 ps of clocks.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:
DQ signals should be matched within 5 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
No DQS to clock matching requirement.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
A/BA/cmd signals should be matched within 5 ps of CLK pairs.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v00), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v00), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	1485 26C5 26C7
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	1485 26C5 26C7
MEM_A_CMTL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	1445 26D5 26D7
MEM_A_CMTL	MEM_40S_VDD	MEM_CTRL	MEM A CS_L<3..0>	1485 26C5 26C7
MEM_A_CMTL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	1485 26C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	1485 14C5 26C5 26C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	14C5 26C5 26C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS_L	14C5 26C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS_L	14C5 26C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE_L	14C5 26C7
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	1487 26C2 26C4 26D2 26D4
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	1487 26C2 26C4
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	1487 14C7 26B2 26B4 26C2 26C4
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	14C7 26C2 26C4
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	14C7 26B5 26B7 26C5 26C7
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	14C7 14D7 26B5 26B7
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	14D7 26B5 26B7
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	14D7 26A5 26A7 26B5 26B7
MEM_A_DQ_BYTE8	MEM_40S	MEM_DATA	MEM A DM<0>	14A7 26C4
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	14A7 26C2
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	14B7 26B4
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	14B7 26C2
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	14B7 26B5
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	14B7 26B7
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	14B7 26B5
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	14B7 26A7
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS_P<0>	14D5 26C2
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS_N<0>	14D5 26D2
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS_P<1>	14D5 26C4
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS_N<1>	14D5 26C4
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS_P<2>	14D5 26B2
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS_N<2>	14D5 26C2
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS_P<3>	14D5 26C4
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS_N<3>	14D5 26C4
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS_P<4>	14D5 26B7
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS_N<4>	14D5 26B7
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS_P<5>	14D5 26B5
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS_N<5>	14D5 26B5
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS_P<6>	14D5 26B7
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS_N<6>	14D5 26B7
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS_P<7>	14D5 26A5
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS_N<7>	14D5 26A5
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	14B5 27C5 27C7
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	14B5 27C5 27C7
MEM_B_CMTL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	14A1 27D5 27D7
MEM_B_CMTL	MEM_40S_VDD	MEM_CTRL	MEM B CS_L<3..0>	14B5 27C5 27C7
MEM_B_CMTL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	14B5 27C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	14B5 14C1 27C5 27C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	14C1 27C5 27C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS_L	14C1 27C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS_L	14C1 27C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE_L	14C1 27C7
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	14B3 27C2 27C4 27D2 27D4
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	14B3 27C2 27C4
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	14B3 14C3 27C2 27C4
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	14C3 27B2 27B4 27C2 27C4
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	14C3 27B5 27B7 27C5 27C7
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	14C3 14D3 27B5 27B7
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	14D3 27B5 27B7
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	14D3 27A5 27A7 27B5 27B7
MEM_B_DQ_BYTE8	MEM_40S	MEM_DATA	MEM B DM<0>	14A3 27C4
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	14A3 27C2
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	14B3 27C2
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	14B3 27B4
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	14B3 27B5
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	14B3 27B7
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	14B3 27B5
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	14B3 27A7
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS_P<0>	14D1 27C2
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS_N<0>	14D1 27D2
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS_P<1>	14D1 27C4
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS_N<1>	14D1 27C4
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS_P<2>	14D1 27C4
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS_N<2>	14D1 27C4
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS_P<3>	14D1 27B2
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS_N<3>	14D1 27C2
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS_P<4>	14D1 27B7
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS_N<4>	14D1 27B7
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS_P<5>	14D1 27B5
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS_N<5>	14D1 27B5
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS_P<6>	14D1 27B7
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS_N<6>	14D1 27B7
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS_P<7>	14D1 27A5
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS_N<7>	14D1 27A5
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_VDD		15C6
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_GND		15C6

8

7

6

5

4

3

2

1

Memory Constraints

Apple Inc.

051-7898

C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

101 OF 109

SYNC MASTER=T18 MLB

SYNC DATE=01/04/2008

Memory Constraints

051-7898

C.0.0

101 OF 109

SHEET> OF <TOTAL DESIGN_SHEETS>

<

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
D	PCI Bus Constraints								D																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
	<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>PCI_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CLK_PCI_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>									PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD	CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>PCI</td><td>*</td><td>=STANDARD</td><td>?</td></tr><tr><td>CLK_PCI</td><td>*</td><td>8 MIL</td><td>?</td></tr></table>									SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	PCI	*	=STANDARD	?	CLK_PCI	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
PCI	*	=STANDARD	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CLK_PCI	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
LPC Bus Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>LPC_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CLK_LPC_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>									PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD	CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>LPC</td><td>*</td><td>6 MIL</td><td>?</td></tr><tr><td>CLK_LPC</td><td>*</td><td>8 MIL</td><td>?</td></tr></table>									SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	LPC	*	6 MIL	?	CLK_LPC	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
LPC	*	6 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CLK_LPC	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
USB 2.0 Interface Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>MCP_USB_RB1AS</td><td>*</td><td>=STANDARD</td><td>8 MIL</td><td>8 MIL</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>USB_90D</td><td>*</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td></tr></table>									PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	MCP_USB_RB1AS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD	USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MCP_USB_RB1AS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>USB</td><td>*</td><td>=2x_D1ELECTRIC</td><td>?</td></tr></table>									SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	USB	*	=2x_D1ELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
USB	*	=2x_D1ELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SMBus Interface Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>SMB_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>									PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>SMB</td><td>*</td><td>=2x_D1ELECTRIC</td><td>?</td></tr></table>									SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SMB	*	=2x_D1ELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SMB	*	=2x_D1ELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
HD Audio Interface Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>HDA_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>									PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>HDA</td><td>*</td><td>=2x_D1ELECTRIC</td><td>?</td></tr><tr><td>MCP_HDA_COMP</td><td>*</td><td>8 MIL</td><td>?</td></tr></table>									SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	HDA	*	=2x_D1ELECTRIC	?	MCP_HDA_COMP	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
HDA	*	=2x_D1ELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
MCP_HDA_COMP	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SIO Signal Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>CLK_SLOW_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>									PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>CLK_SLOW</td><td>*</td><td>8 MIL</td><td>?</td></tr></table>									SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	CLK_SLOW	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CLK_SLOW	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SPI Interface Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW_ROUTE_ON_LAYER?</th><th>MINIMUM_LINE_WIDTH</th><th>MINIMUM_NECK_WIDTH</th><th>MAXIMUM_NECK_LENGTH</th><th>DIFFPAIR_PRIMARY_GAP</th><th>DIFFPAIR_NECK_GAP</th></tr><tr><td>SPI_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table>									PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP	SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE_SPACING</th><th>WEIGHT</th></tr><tr><td>SPI</td><td>*</td><td>8 MIL</td><td>?</td></tr></table>									SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPI	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SPI	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
A									A																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
<table><tr><td colspan="2">ELECTRICAL_CONSTRAINT_SET</td><td colspan="2">NET_TYPE</td></tr><tr><td colspan="2"></td><td>PHYSICAL</td><td>SPACING</td></tr><tr><td>☐</td><td>MCP_DEBUG</td><td>PCT_55S</td><td>PCT</td><td>MCP_DEBUG<7..0></td><td>12C3 1807</td></tr><tr><td>☐</td><td>PCT_AD</td><td>PCT_55S</td><td>PCT</td><td>PCI_AD<23..8></td><td></td></tr><tr><td>☐</td><td>PCT_AD24</td><td>PCT_55S</td><td>PCT</td><td>PCI_AD<24></td><td></td></tr><tr><td>☐</td><td>PCT_AD</td><td>PCT_55S</td><td>PCT</td><td>PCI_AD<31..25></td><td></td></tr><tr><td>☐</td><td>PCT_AD</td><td>PCT_55S</td><td>PCT</td><td>PCI_PAR</td><td></td></tr><tr><td>☐</td><td>PCT_C_BE_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_C_BE_L<3..0></td><td></td></tr><tr><td>☐</td><td>PCT_CN1L</td><td>PCT_55S</td><td>PCT</td><td>PCI_TRDY_L</td><td></td></tr><tr><td>☐</td><td>PCT_CN1L</td><td>PCT_55S</td><td>PCT</td><td>PCI_DEVSEL_L</td><td></td></tr><tr><td>☐</td><td>PCT_CN1L</td><td>PCT_55S</td><td>PCT</td><td>PCI_PERR_L</td><td></td></tr><tr><td>☐</td><td>PCT_CN1L</td><td>PCT_55S</td><td>PCT</td><td>PCI_SERR_L</td><td></td></tr><tr><td>☐</td><td>PCT_CN1L</td><td>PCT_55S</td><td>PCT</td><td>PCI_STOP_L</td><td></td></tr><tr><td>☐</td><td>PCT_CN1L</td><td>PCT_55S</td><td>PCT</td><td>PCI_TRDY_L</td><td></td></tr><tr><td>☐</td><td>PCT_CN1L</td><td>PCT_55S</td><td>PCT</td><td>PCI_FRAME_L</td><td></td></tr><tr><td>☐</td><td>PCT_REQ0_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_REQ0_L</td><td>1802 1807</td></tr><tr><td>☐</td><td>PCT_GNT0_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_GNT0_L</td><td></td></tr><tr><td>☐</td><td>PCT_REQ1_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_REQ1_L</td><td>1802 1807</td></tr><tr><td>☐</td><td>PCT_GNT1_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_GNT1_L</td><td></td></tr><tr><td>☐</td><td>PCT_INTW_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_INTW_L</td><td></td></tr><tr><td>☐</td><td>PCT_INTX_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_INTX_L</td><td></td></tr><tr><td>☐</td><td>PCT_INTY_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_INTY_L</td><td></td></tr><tr><td>☐</td><td>PCT_INTZ_L</td><td>PCT_55S</td><td>PCT</td><td>PCI_INTZ_L</td><td></td></tr><tr><td>☐</td><td>MCP_PCT_CLK2</td><td>CLK_PCI_55S</td><td>CLK_PCT</td><td>PCI_CLK33M MCP_R</td><td>18C5</td></tr><tr><td>☐</td><td>CLK_PCI_55S</td><td>CLK_PCT</td><td>CLK_PCT</td><td>PCI_CLK33M MCP</td><td>18C5</td></tr><tr><td>☐</td><td>LPC_AD</td><td>LPC_55S</td><td>LPC</td><td>LPC_AD<3..0></td><td>19B3 49C8 4203 4205</td></tr><tr><td>☐</td><td>LPC_FRAME_L</td><td>LPC_55S</td><td>LPC</td><td>LPC_FRAME_L</td><td>19C3 49C8 4205</td></tr><tr><td>☐</td><td>LPC_RESET_L</td><td>LPC_55S</td><td>LPC</td><td>LPC_RESET_L</td><td>19C3 24D4</td></tr><tr><td>☐</td><td>MCP_LPC_CLK0</td><td>CLK_LPC_55S</td><td>CLK_LPC</td><td>LPC_CLK33M SMC_R</td><td>18B3 24B4</td></tr><tr><td>☐</td><td>CLK_LPC_55S</td><td>CLK_LPC</td><td>CLK_LPC</td><td>LPC_CLK33M SMC</td><td>24B1 49C8</td></tr><tr><td>☐</td><td>CLK_LPC_55S</td><td>CLK_LPC</td><td>CLK_LPC</td><td>LPC_CLK33M LPCPLUS</td><td>24B1 42D3</td></tr><tr><td>☐</td><td>USB_EXT_A</td><td>USB_90D</td><td>USB</td><td>USB_EXT_A_P</td><td>1903 38A8</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_EXT_A_N</td><td>1903 38A8</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_EXT_A_MUXED_P</td><td>38C4</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_EXT_A_MUXED_N</td><td>38C4</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>CONN_USB_EXT_A_P</td><td>38C3</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>CONN_USB_EXT_A_N</td><td>38C3</td></tr><tr><td>☐</td><td>USB_CAMERA</td><td>USB_90D</td><td>USB</td><td>USB_CAMERA_P</td><td>1903 29B5</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_CAMERA_N</td><td>1903 29B5</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_CAMERA_CONN_P</td><td>605 29B7</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_CAMERA_CONN_N</td><td>605 29B7</td></tr><tr><td>☐</td><td>USB_BT</td><td>USB_90D</td><td>USB</td><td>USB_BT_P</td><td>1903 29B5</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_BT_N</td><td>19C3 29B5</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>CONN_USB2_BT_P</td><td>605 29B7</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>CONN_USB2_BT_N</td><td>605 29B7</td></tr><tr><td>☐</td><td>USB_TPAD</td><td>USB_90D</td><td>USB</td><td>USB_TPAD_P</td><td>1903 49B8</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_TPAD_N</td><td>1903 49B8</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_TPAD_R_P</td><td>49B7</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_TPAD_R_N</td><td>49B7</td></tr><tr><td>☐</td><td>USB_IR</td><td>USB_90D</td><td>USB</td><td>USB_IR_P</td><td>1903 3907</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_IR_N</td><td>1903 3907</td></tr><tr><td>☐</td><td>USB_EXTB</td><td>USB_90D</td><td>USB</td><td>USB_EXTB_P</td><td>19C3 38A4</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_EXTB_N</td><td>19C3 38B4</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>CONN_USB_EXTB_P</td><td>38B3</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>CONN_USB_EXTB_N</td><td>38B3</td></tr><tr><td>☐</td><td>USB_SD</td><td>USB_90D</td><td>USB</td><td>USB_CARDREADER_P</td><td>19C3 39C7</td></tr><tr><td>☐</td><td>USB_90D</td><td>USB</td><td>USB</td><td>USB_CARDREADER_N</td><td>19C3 39C7</td></tr><tr><td>☐</td><td>MCP_USB_RB1AS</td><td>MCP_USB_RB1AS</td><td></td><td>MCP_USB_RB1AS_GND</td><td>19C4</td></tr><tr><td>☐</td><td>SMBUS_MCP_0_CLK</td><td>SMB_55S</td><td>SMB</td><td>SMBUS_MCP_0_CLK</td><td>12B6 26C3 4308</td></tr><tr><td>☐</td><td>SMBUS_MCP_0_DATA</td><td>SMB_55S</td><td>SMB</td><td>SMBUS_MCP_0_DATA</td><td>12B6 26C3 4308</td></tr><tr><td>☐</td><td>SMBUS_MCP_1_CLK</td><td>SMB_55S</td><td>SMB</td><td>SMBUS_MCP_1_CLK</td><td>26C3 43B8</td></tr><tr><td>☐</td><td>SMBUS_MCP_1_DATA</td><td>SMB_55S</td><td>SMB</td><td>SMBUS_MCP_1_DATA</td><td>26C3 43B8</td></tr><tr><td>☐</td><td>HDA_BIT_CLK</td><td>HDA_55S</td><td>HDA</td><td>HDA_BIT_CLK</td><td>2802 52C7</td></tr><tr><td>☐</td><td>HDA_55S</td><td>HDA</td><td>HDA</td><td>HDA_BIT_CLK_R</td><td>28A7 28D4</td></tr><tr><td>☐</td><td>HDA_SYNC</td><td>HDA_55S</td><td>HDA</td><td>HDA_SYNC</td><td>2802 52C7</td></tr><tr><td>☐</td><td>HDA_55S</td><td>HDA</td><td>HDA</td><td>HDA_SYNC_R</td><td>28A7 28D4</td></tr><tr><td>☐</td><td>HDA_RST_L</td><td>HDA_55S</td><td>HDA</td><td>HDA_RST_R_L</td><td>28A7 28D4</td></tr><tr><td>☐</td><td>HDA_55S</td><td>HDA</td><td>HDA</td><td>HDA_RST_L</td><td>2802 52C7</td></tr><tr><td>☐</td><td>HDA_SDIN0</td><td>HDA_55S</td><td>HDA</td><td>HDA_SDIN0</td><td>2807 52C7</td></tr><tr><td>☐</td><td>HDA_55S</td><td>HDA</td><td>HDA</td><td>HDA_SDIN_CODEC</td><td></td></tr><tr><td>☐</td><td>HDA_SDOUT</td><td>HDA_55S</td><td>HDA</td><td>HDA_SDOUT</td><td>2802 52C7</td></tr><tr><td>☐</td><td>HDA_55S</td><td>HDA</td><td>HDA</td><td>HDA_SDOUT_R</td><td>28A7 28D4</td></tr><tr><td>☐</td><td>MCP_HDA_PULLDN_COMP</td><td></td><td>MCP_HDA_COMP</td><td>MCP_HDA_PULLDN_COMP</td><td>28C7</td></tr><tr><td>☐</td><td>MCP_S1US_CLK</td><td>CLK_SLOW_55S</td><td>CLK_SLOW</td><td>PM_CLK32K_SUSCLK_R</td><td>20B3 24B4</td></tr><tr><td>☐</td><td>CLK_SLOW_55S</td><td>CLK_SLOW</td><td>CLK_SLOW</td><td>PM_CLK32K_SUSCLK</td><td>24B1 49C5</td></tr><tr><td>☐</td><td>SPT_CLK</td><td>SPT_55S</td><td>SPT</td><td>SPT_CLK_R</td><td>20B3 42A5 42C8</td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_CLK</td><td>51C5</td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_ALT_CLK</td><td>42C5 42D3</td></tr><tr><td>☐</td><td>SPT_MOST</td><td>SPT_55S</td><td>SPT</td><td>SPT_MOST_R</td><td>20B3 42A5 42C7</td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_MOST</td><td>51C4</td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_ALT_MOST</td><td>42C5 42D5</td></tr><tr><td>☐</td><td>SPT_MISO</td><td>SPT_55S</td><td>SPT</td><td>SPT_MISO</td><td>20B3 42A5 42B7</td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_MISO_R</td><td>51C4</td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_ALT_MISO</td><td>42B5 42D5</td></tr><tr><td>☐</td><td>SPT_CS0</td><td>SPT_55S</td><td>SPT</td><td>SPT_CS0_R_L</td><td>20B3 42B7</td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_CS0_L</td><td></td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_CS1_R_L</td><td></td></tr><tr><td>☐</td><td>SPT_55S</td><td>SPT</td><td>SPT</td><td>SPT_CS1_R_L_USE_MLB</td><td></td></tr></table>								ELECTRICAL_CONSTRAINT_SET		NET_TYPE				PHYSICAL	SPACING	☐	MCP_DEBUG	PCT_55S	PCT	MCP_DEBUG<7..0>	12C3 1807	☐	PCT_AD	PCT_55S	PCT	PCI_AD<23..8>		☐	PCT_AD24	PCT_55S	PCT	PCI_AD<24>		☐	PCT_AD	PCT_55S	PCT	PCI_AD<31..25>		☐	PCT_AD	PCT_55S	PCT	PCI_PAR		☐	PCT_C_BE_L	PCT_55S	PCT	PCI_C_BE_L<3..0>		☐	PCT_CN1L	PCT_55S	PCT	PCI_TRDY_L		☐	PCT_CN1L	PCT_55S	PCT	PCI_DEVSEL_L		☐	PCT_CN1L	PCT_55S	PCT	PCI_PERR_L		☐	PCT_CN1L	PCT_55S	PCT	PCI_SERR_L		☐	PCT_CN1L	PCT_55S	PCT	PCI_STOP_L		☐	PCT_CN1L	PCT_55S	PCT	PCI_TRDY_L		☐	PCT_CN1L	PCT_55S	PCT	PCI_FRAME_L		☐	PCT_REQ0_L	PCT_55S	PCT	PCI_REQ0_L	1802 1807	☐	PCT_GNT0_L	PCT_55S	PCT	PCI_GNT0_L		☐	PCT_REQ1_L	PCT_55S	PCT	PCI_REQ1_L	1802 1807	☐	PCT_GNT1_L	PCT_55S	PCT	PCI_GNT1_L		☐	PCT_INTW_L	PCT_55S	PCT	PCI_INTW_L		☐	PCT_INTX_L	PCT_55S	PCT	PCI_INTX_L		☐	PCT_INTY_L	PCT_55S	PCT	PCI_INTY_L		☐	PCT_INTZ_L	PCT_55S	PCT	PCI_INTZ_L		☐	MCP_PCT_CLK2	CLK_PCI_55S	CLK_PCT	PCI_CLK33M MCP_R	18C5	☐	CLK_PCI_55S	CLK_PCT	CLK_PCT	PCI_CLK33M MCP	18C5	☐	LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19B3 49C8 4203 4205	☐	LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19C3 49C8 4205	☐	LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19C3 24D4	☐	MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R	18B3 24B4	☐	CLK_LPC_55S	CLK_LPC	CLK_LPC	LPC_CLK33M SMC	24B1 49C8	☐	CLK_LPC_55S	CLK_LPC	CLK_LPC	LPC_CLK33M LPCPLUS	24B1 42D3	☐	USB_EXT_A	USB_90D	USB	USB_EXT_A_P	1903 38A8	☐	USB_90D	USB	USB	USB_EXT_A_N	1903 38A8	☐	USB_90D	USB	USB	USB_EXT_A_MUXED_P	38C4	☐	USB_90D	USB	USB	USB_EXT_A_MUXED_N	38C4	☐	USB_90D	USB	USB	CONN_USB_EXT_A_P	38C3	☐	USB_90D	USB	USB	CONN_USB_EXT_A_N	38C3	☐	USB_CAMERA	USB_90D	USB	USB_CAMERA_P	1903 29B5	☐	USB_90D	USB	USB	USB_CAMERA_N	1903 29B5	☐	USB_90D	USB	USB	USB_CAMERA_CONN_P	605 29B7	☐	USB_90D	USB	USB	USB_CAMERA_CONN_N	605 29B7	☐	USB_BT	USB_90D	USB	USB_BT_P	1903 29B5	☐	USB_90D	USB	USB	USB_BT_N	19C3 29B5	☐	USB_90D	USB	USB	CONN_USB2_BT_P	605 29B7	☐	USB_90D	USB	USB	CONN_USB2_BT_N	605 29B7	☐	USB_TPAD	USB_90D	USB	USB_TPAD_P	1903 49B8	☐	USB_90D	USB	USB	USB_TPAD_N	1903 49B8	☐	USB_90D	USB	USB	USB_TPAD_R_P	49B7	☐	USB_90D	USB	USB	USB_TPAD_R_N	49B7	☐	USB_IR	USB_90D	USB	USB_IR_P	1903 3907	☐	USB_90D	USB	USB	USB_IR_N	1903 3907	☐	USB_EXTB	USB_90D	USB	USB_EXTB_P	19C3 38A4	☐	USB_90D	USB	USB	USB_EXTB_N	19C3 38B4	☐	USB_90D	USB	USB	CONN_USB_EXTB_P	38B3	☐	USB_90D	USB	USB	CONN_USB_EXTB_N	38B3	☐	USB_SD	USB_90D	USB	USB_CARDREADER_P	19C3 39C7	☐	USB_90D	USB	USB	USB_CARDREADER_N	19C3 39C7	☐	MCP_USB_RB1AS	MCP_USB_RB1AS		MCP_USB_RB1AS_GND	19C4	☐	SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	12B6 26C3 4308	☐	SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	12B6 26C3 4308	☐	SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	26C3 43B8	☐	SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	26C3 43B8	☐	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	2802 52C7	☐	HDA_55S	HDA	HDA	HDA_BIT_CLK_R	28A7 28D4	☐	HDA_SYNC	HDA_55S	HDA	HDA_SYNC	2802 52C7	☐	HDA_55S	HDA	HDA	HDA_SYNC_R	28A7 28D4	☐	HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	28A7 28D4	☐	HDA_55S	HDA	HDA	HDA_RST_L	2802 52C7	☐	HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	2807 52C7	☐	HDA_55S	HDA	HDA	HDA_SDIN_CODEC		☐	HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	2802 52C7	☐	HDA_55S	HDA	HDA	HDA_SDOUT_R	28A7 28D4	☐	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	28C7	☐	MCP_S1US_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	20B3 24B4	☐	CLK_SLOW_55S	CLK_SLOW	CLK_SLOW	PM_CLK32K_SUSCLK	24B1 49C5	☐	SPT_CLK	SPT_55S	SPT	SPT_CLK_R	20B3 42A5 42C8	☐	SPT_55S	SPT	SPT	SPT_CLK	51C5	☐	SPT_55S	SPT	SPT	SPT_ALT_CLK	42C5 42D3	☐	SPT_MOST	SPT_55S	SPT	SPT_MOST_R	20B3 42A5 42C7	☐	SPT_55S	SPT	SPT	SPT_MOST	51C4	☐	SPT_55S	SPT	SPT	SPT_ALT_MOST	42C5 42D5	☐	SPT_MISO	SPT_55S	SPT	SPT_MISO	20B3 42A5 42B7	☐	SPT_55S	SPT	SPT	SPT_MISO_R	51C4	☐	SPT_55S	SPT	SPT	SPT_ALT_MISO	42B5 42D5	☐	SPT_CS0	SPT_55S	SPT	SPT_CS0_R_L	20B3 42B7	☐	SPT_55S	SPT	SPT	SPT_CS0_L		☐	SPT_55S	SPT	SPT	SPT_CS1_R_L		☐	SPT_55S	SPT	SPT	SPT_CS1_R_L_USE_MLB		
ELECTRICAL_CONSTRAINT_SET		NET_TYPE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
		PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
☐	MCP_DEBUG	PCT_55S	PCT	MCP_DEBUG<7..0>	12C3 1807																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	PCT_AD	PCT_55S	PCT	PCI_AD<23..8>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_AD24	PCT_55S	PCT	PCI_AD<24>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_AD	PCT_55S	PCT	PCI_AD<31..25>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_AD	PCT_55S	PCT	PCI_PAR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_C_BE_L	PCT_55S	PCT	PCI_C_BE_L<3..0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_CN1L	PCT_55S	PCT	PCI_TRDY_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_CN1L	PCT_55S	PCT	PCI_DEVSEL_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_CN1L	PCT_55S	PCT	PCI_PERR_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_CN1L	PCT_55S	PCT	PCI_SERR_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_CN1L	PCT_55S	PCT	PCI_STOP_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_CN1L	PCT_55S	PCT	PCI_TRDY_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_CN1L	PCT_55S	PCT	PCI_FRAME_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_REQ0_L	PCT_55S	PCT	PCI_REQ0_L	1802 1807																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	PCT_GNT0_L	PCT_55S	PCT	PCI_GNT0_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_REQ1_L	PCT_55S	PCT	PCI_REQ1_L	1802 1807																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	PCT_GNT1_L	PCT_55S	PCT	PCI_GNT1_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_INTW_L	PCT_55S	PCT	PCI_INTW_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_INTX_L	PCT_55S	PCT	PCI_INTX_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_INTY_L	PCT_55S	PCT	PCI_INTY_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	PCT_INTZ_L	PCT_55S	PCT	PCI_INTZ_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	MCP_PCT_CLK2	CLK_PCI_55S	CLK_PCT	PCI_CLK33M MCP_R	18C5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	CLK_PCI_55S	CLK_PCT	CLK_PCT	PCI_CLK33M MCP	18C5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19B3 49C8 4203 4205																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19C3 49C8 4205																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19C3 24D4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R	18B3 24B4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	CLK_LPC_55S	CLK_LPC	CLK_LPC	LPC_CLK33M SMC	24B1 49C8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	CLK_LPC_55S	CLK_LPC	CLK_LPC	LPC_CLK33M LPCPLUS	24B1 42D3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_EXT_A	USB_90D	USB	USB_EXT_A_P	1903 38A8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_EXT_A_N	1903 38A8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_EXT_A_MUXED_P	38C4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_EXT_A_MUXED_N	38C4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	CONN_USB_EXT_A_P	38C3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	CONN_USB_EXT_A_N	38C3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_CAMERA	USB_90D	USB	USB_CAMERA_P	1903 29B5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_CAMERA_N	1903 29B5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_CAMERA_CONN_P	605 29B7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_CAMERA_CONN_N	605 29B7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_BT	USB_90D	USB	USB_BT_P	1903 29B5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_BT_N	19C3 29B5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	CONN_USB2_BT_P	605 29B7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	CONN_USB2_BT_N	605 29B7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_TPAD	USB_90D	USB	USB_TPAD_P	1903 49B8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_TPAD_N	1903 49B8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_TPAD_R_P	49B7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_TPAD_R_N	49B7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_IR	USB_90D	USB	USB_IR_P	1903 3907																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_IR_N	1903 3907																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_EXTB	USB_90D	USB	USB_EXTB_P	19C3 38A4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_EXTB_N	19C3 38B4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	CONN_USB_EXTB_P	38B3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	CONN_USB_EXTB_N	38B3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_SD	USB_90D	USB	USB_CARDREADER_P	19C3 39C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	USB_90D	USB	USB	USB_CARDREADER_N	19C3 39C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	MCP_USB_RB1AS	MCP_USB_RB1AS		MCP_USB_RB1AS_GND	19C4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	12B6 26C3 4308																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	12B6 26C3 4308																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	26C3 43B8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	26C3 43B8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	2802 52C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_55S	HDA	HDA	HDA_BIT_CLK_R	28A7 28D4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_SYNC	HDA_55S	HDA	HDA_SYNC	2802 52C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_55S	HDA	HDA	HDA_SYNC_R	28A7 28D4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	28A7 28D4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_55S	HDA	HDA	HDA_RST_L	2802 52C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	2807 52C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_55S	HDA	HDA	HDA_SDIN_CODEC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	2802 52C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	HDA_55S	HDA	HDA	HDA_SDOUT_R	28A7 28D4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	28C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	MCP_S1US_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	20B3 24B4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	CLK_SLOW_55S	CLK_SLOW	CLK_SLOW	PM_CLK32K_SUSCLK	24B1 49C5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_CLK	SPT_55S	SPT	SPT_CLK_R	20B3 42A5 42C8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_55S	SPT	SPT	SPT_CLK	51C5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_55S	SPT	SPT	SPT_ALT_CLK	42C5 42D3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_MOST	SPT_55S	SPT	SPT_MOST_R	20B3 42A5 42C7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_55S	SPT	SPT	SPT_MOST	51C4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_55S	SPT	SPT	SPT_ALT_MOST	42C5 42D5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_MISO	SPT_55S	SPT	SPT_MISO	20B3 42A5 42B7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_55S	SPT	SPT	SPT_MISO_R	51C4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_55S	SPT	SPT	SPT_ALT_MISO	42B5 42D5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_CS0	SPT_55S	SPT	SPT_CS0_R_L	20B3 42B7																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
☐	SPT_55S	SPT	SPT	SPT_CS0_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	SPT_55S	SPT	SPT	SPT_CS1_R_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
☐	SPT_55S	SPT	SPT	SPT_CS1_R_L_USE_MLB																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
<table><tr><td colspan="2">PAGE TITLE</td><td colspan="2">MCP Constraints 2</td><td colspan="2">DRAWING NUMBER</td><td colspan="2">051-7898</td><td colspan="2">SIZE</td><td colspan="2">D</td></tr><tr><td colspan="2" rowspan="2"> Apple Inc.</td><td colspan="2" rowspan="2">REVISION</td><td colspan="2" rowspan="2">C.0.0</td><td colspan="2" rowspan="2">BRANCH</td><td colspan="2" rowspan="2">PAGE</td><td colspan="2" rowspan="2">103 OF 109</td></tr><tr></tr><tr><td colspan="12">NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</td></tr><tr><td colspan="12">CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS></td></tr></table>									PAGE TITLE		MCP Constraints 2		DRAWING NUMBER		051-7898		SIZE		D		 Apple Inc.		REVISION		C.0.0		BRANCH		PAGE		103 OF 109		NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED												CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
PAGE TITLE		MCP Constraints 2		DRAWING NUMBER		051-7898		SIZE		D																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
 Apple Inc.		REVISION		C.0.0		BRANCH		PAGE		103 OF 109																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	17C6
	MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	17C6
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	17C3 32A5
		ENET_MII_55S	MCP_BUF0_CLK	RTL0211_CLK25M_CXKTAL1	31B6 32A3
	ENET_INTR_1	ENET_MII_55S	ENET_MII	ENET_INTR_L	
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	17C3 31B6
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	17D3 31B6
	ENET_PWDOWN_L	ENET_MII_55S	ENET_MII	ENET_PWDOWN_L	
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	31C4
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	17D6 31C1
		ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0>	31C4
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<0>	17D6 31C1
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	17D6 31C1
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	17D6 31B1
		ENET_MII_55S	ENET_MII	ENET_RXCTL_R	31B4
		ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK_R	31C6
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	17D3 31C8
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET_TXD<0>	17D3 31C6
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	17D3 31C6
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	17D3 31B6
		ENET_MII_55S	ENET_MII	ENET_RESET_L	17C3 31B7
		ENET_MDI_10B0	ENET_MDI	ENET_MDI_P<3..0>	31B3 33B0 33C8
	ENET_MDI	ENET_MDI_10B0	ENET_MDI	ENET_MDI_N<3..0>	31B3 33B0 33C8
		ENET_MDI_10B0	ENET_MDI	ENET_MDI_TRAN_P<3..0>	31B4 33C4 33C5
		ENET_MDI_10B0	ENET_MDI	ENET_MDI_TRAN_N<3..0>	31B4 33C4 33C5

[illegible]

[illegible]