

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2012-02-23

SCHEM, MLB, J13

2/23/12

Page	Contents	Sync	Date
1	Table of Contents	J30_MLB	07/27/2011
2	System Block Diagram	J13_MLB_NON_POR	11/10/2011
3	Revision History	J13_MLB_NON_POR	11/10/2011
4	Revision History	J30_MLB	07/27/2011
5	BOM Configuration	J30_MLB	07/27/2011
6	Functional Test / No Test	K21_MLB	07/29/2011
7	Power Aliases	K21_MLB	07/29/2011
8	Signal Aliases	J13_MLB_NON_POR	11/10/2011
9	CPU DMI/PEG/FDI/RSVD	J13_MLB_NON_POR	10/17/2011
10	CPU CLOCK/MISC/JTAG	J30_MLB	07/27/2011
11	CPU DDR3 INTERFACES	J30_MLB	07/27/2011
12	CPU POWER	J13_MLB_NON_POR	11/10/2011
13	CPU GROUNDS	J30_MLB	07/27/2011
14	CPU DECOUPLING-I	J11_MLB	10/03/2011
15	CPU DECOUPLING-II	K21_MLB	07/29/2011
16	PCH SATA/PCIe/CLK/LPC/SPI	J30_MLB	07/27/2011
17	PCH DMI/FDI/PM/Graphics	J30_MLB	07/27/2011
18	PCH PCI/USB/TP/RSVD	J13_MLB_NON_POR	11/10/2011
19	PCH GPIO/MISC/NCTF	J11_MLB	09/16/2011
20	PCH POWER	J11_MLB	09/30/2011
21	PCH GROUNDS	J30_MLB	07/27/2011
22	PCH DECOUPLING	J11_MLB	10/03/2011
23	CPU & PCH XDP	J13_MLB_NON_POR	10/17/2011
24	USB HUB & MUX	J13_MLB_NON_POR	11/10/2011
25	Clock (CK505) and Chipset Support	K21_MLB	07/29/2011
26	CPU Memory S3 Support	J13_MLB_NON_POR	11/10/2011
27	DDR3 DRAM CHANNEL A (0-31)	K21_MLB	07/28/2011
28	DDR3 DRAM CHANNEL A (32-63)	K21_MLB	07/28/2011
29	DDR3 DRAM CHANNEL B (0-31)	K21_MLB	07/28/2011
30	DDR3 DRAM CHANNEL B (32-63)	K21_MLB	07/28/2011
31	FSB/DDR3/FRAMEBUF Vref Margining	J11_MLB	08/04/2011
32	DDR3 Bypassing/Termination	K21_MLB	07/28/2011
33	SecureDigital Card Reader	J13_MLB_NON_POR	11/10/2011
34	Thunderbolt Host (1 of 2)	J11_MLB	09/30/2011
35	Thunderbolt Host (2 of 2)	J11_MLB	10/04/2011
36	TBT Power Support	J13_MLB_NON_POR	11/10/2011
37	X21 WIRELESS CONNECTOR	J11_MLB	10/11/2011
38	SSD CONNECTOR	J13_MLB_NON_POR	10/17/2011
39	External A USB3 Connector	J11_MLB	09/30/2011
40	Left I/O (LIO) Connector	J13_MLB_NON_POR	11/10/2011
41	SMC	J13_MLB_NON_POR	10/17/2011
42	SMC Support	J13_MLB_NON_POR	11/10/2011
43	LPC+SPI Debug Connector	J11_MLB	09/08/2011
44	SMBus Connections	J11_MLB	10/04/2011
45	Voltage & Load Side Current Sensing	J11_MLB	12/02/2011


Page		Contents	Sync	Date
46	54	High Side Current Sensing	J13_MLB_NON_POR	10/17/2011
47	55	Thermal Sensors	J11_MLB	08/03/2011
48	56	Fan	K21_MLB	07/28/2011
49	57	IPD / KBD Backlight	J13_MLB_NON_POR	11/10/2011
50	61	SPI ROM	K21_MLB	07/28/2011
51	62	AUDIO: SPEAKER AMP	J11_MLB	09/30/2011
52	69	DC-In & Battery Connectors	J13_MLB_NON_POR	11/10/2011
53	70	PBus Supply & Battery Charger	J13_MLB_NON_POR	11/10/2011
54	71	System Agent Supply	J13_MLB_NON_POR	10/17/2011
55	72	5V / 3.3V Power Supply	J13_MLB_NON_POR	10/17/2011
56	73	1.5V DDR3 Supply	J11_MLB	12/02/2011
57	74	CPU IMVP7 & AXG VCore Regulator	J11_MLB	10/14/2011
58	75	CPU IMVP7 & AXG VCore Output	J13_MLB_NON_POR	10/17/2011
59	76	CPU VCCIO (1.05V) Power Supply	J13_MLB_NON_POR	10/17/2011
60	77	Misc Power Supplies	K21_MLB	07/28/2011
61	78	Power FETs	K21_MLB	07/28/2011
62	79	Power Control 1/ENABLE	J13_MLB_NON_POR	11/10/2011
63	90	Internal DisplayPort Connector	K21_MLB	07/28/2011
64	94	Thunderbolt Connector A	J11_MLB	10/03/2011
65	97	LCD Backlight Driver	K21_MLB	07/28/2011
66	100	CPU Constraints	J13_CONSTRAINTS	01/11/2012
67	101	Memory Constraints	J13_CONSTRAINTS	01/11/2012
68	102	PCH Constraints 1	J13_CONSTRAINTS	01/11/2012
69	103	PCH Constraints 2	J13_CONSTRAINTS	01/11/2012
70	105	Thunderbolt Constraints	J13_CONSTRAINTS	01/11/2012
71	106	SMC Constraints	J13_CONSTRAINTS	01/11/2012
72	108	Project Specific Constraints	J13_CONSTRAINTS	01/11/2012
73	109	PCB Rule Definitions	J13_CONSTRAINTS	01/11/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9277	1	SCHEM,MLB,J13	SCH	CRITICAL	
820-3209	1	PCBF,MLB,J13	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Thu Feb 23 17:52:06 2012

DRAWING TITLE		SCHEM, MLB, J13	
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE
	REVISION	D	
	2.8.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	1 OF 109
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO NOT REPRODUCE OR COPY IT II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	1 OF 73



J13 POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC adapter through various regulators and controllers to the system components. Key components include:

- AC Adapter:** Provides the initial power source.
- DC-DC Converters:** Regulate the power to various system components.
- LDOs (Low Dropout Regulators):** Provide clean, regulated power to sensitive components.
- Controllers and Sensors:** Monitor and control the power system, including the SMC (System Management Controller) and various PMICs.
- System Components:** The power is distributed to various system components, including the CPU, memory, and other peripherals.

Revision History

REV	DESCRIPTION	DATE
1	Initial Release	11/10/2011
2	Updated SMC Power Section	11/10/2011
3	Updated CPU Power Section	11/10/2011
4	Updated Memory Power Section	11/10/2011
5	Updated System Management Section	11/10/2011
6	Updated Power Distribution Section	11/10/2011
7	Updated Power Regulation Section	11/10/2011
8	Updated Power Sensing Section	11/10/2011
9	Updated Power Control Section	11/10/2011
10	Updated Power Monitoring Section	11/10/2011
11	Updated Power Protection Section	11/10/2011
12	Updated Power Efficiency Section	11/10/2011
13	Updated Power Reliability Section	11/10/2011
14	Updated Power Safety Section	11/10/2011
15	Updated Power Security Section	11/10/2011
16	Updated Power Compliance Section	11/10/2011
17	Updated Power Certification Section	11/10/2011
18	Updated Power Testing Section	11/10/2011
19	Updated Power Documentation Section	11/10/2011
20	Updated Power Training Section	11/10/2011
21	Updated Power Support Section	11/10/2011
22	Updated Power Marketing Section	11/10/2011
23	Updated Power Sales Section	11/10/2011
24	Updated Power Distribution Section	11/10/2011
25	Updated Power Regulation Section	11/10/2011
26	Updated Power Sensing Section	11/10/2011
27	Updated Power Control Section	11/10/2011
28	Updated Power Monitoring Section	11/10/2011
29	Updated Power Protection Section	11/10/2011
30	Updated Power Efficiency Section	11/10/2011
31	Updated Power Reliability Section	11/10/2011
32	Updated Power Safety Section	11/10/2011
33	Updated Power Security Section	11/10/2011
34	Updated Power Compliance Section	11/10/2011
35	Updated Power Certification Section	11/10/2011
36	Updated Power Testing Section	11/10/2011
37	Updated Power Documentation Section	11/10/2011
38	Updated Power Training Section	11/10/2011
39	Updated Power Support Section	11/10/2011
40	Updated Power Marketing Section	11/10/2011
41	Updated Power Sales Section	11/10/2011
42	Updated Power Distribution Section	11/10/2011
43	Updated Power Regulation Section	11/10/2011
44	Updated Power Sensing Section	11/10/2011
45	Updated Power Control Section	11/10/2011
46	Updated Power Monitoring Section	11/10/2011
47	Updated Power Protection Section	11/10/2011
48	Updated Power Efficiency Section	11/10/2011
49	Updated Power Reliability Section	11/10/2011
50	Updated Power Safety Section	11/10/2011
51	Updated Power Security Section	11/10/2011
52	Updated Power Compliance Section	11/10/2011
53	Updated Power Certification Section	11/10/2011
54	Updated Power Testing Section	11/10/2011
55	Updated Power Documentation Section	11/10/2011
56	Updated Power Training Section	11/10/2011
57	Updated Power Support Section	11/10/2011
58	Updated Power Marketing Section	11/10/2011
59	Updated Power Sales Section	11/10/2011
60	Updated Power Distribution Section	11/10/2011
61	Updated Power Regulation Section	11/10/2011
62	Updated Power Sensing Section	11/10/2011
63	Updated Power Control Section	11/10/2011
64	Updated Power Monitoring Section	11/10/2011
65	Updated Power Protection Section	11/10/2011
66	Updated Power Efficiency Section	11/10/2011
67	Updated Power Reliability Section	11/10/2011
68	Updated Power Safety Section	11/10/2011
69	Updated Power Security Section	11/10/2011
70	Updated Power Compliance Section	11/10/2011
71	Updated Power Certification Section	11/10/2011
72	Updated Power Testing Section	11/10/2011
73	Updated Power Documentation Section	11/10/2011
74	Updated Power Training Section	11/10/2011
75	Updated Power Support Section	11/10/2011
76	Updated Power Marketing Section	11/10/2011
77	Updated Power Sales Section	11/10/2011
78	Updated Power Distribution Section	11/10/2011
79	Updated Power Regulation Section	11/10/2011
80	Updated Power Sensing Section	11/10/2011
81	Updated Power Control Section	11/10/2011
82	Updated Power Monitoring Section	11/10/2011
83	Updated Power Protection Section	11/10/2011
84	Updated Power Efficiency Section	11/10/2011
85	Updated Power Reliability Section	11/10/2011
86	Updated Power Safety Section	11/10/2011
87	Updated Power Security Section	11/10/2011
88	Updated Power Compliance Section	11/10/2011
89	Updated Power Certification Section	11/10/2011
90	Updated Power Testing Section	11/10/2011
91	Updated Power Documentation Section	11/10/2011
92	Updated Power Training Section	11/10/2011

J13 POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC adapter through various regulators and controllers to the system components. Key components include:

- AC Adapter:** J6900, DCIN (14.5V), F6901 (6A FUSE).
- DC-DC Converters:** U7000 (ISL6259HRTZ), U7001 (LP8550), U7002 (TPS51980), U7003 (TPS51980), U7004 (TPS51980), U7005 (TPS51980), U7006 (TPS51980), U7007 (TPS51980), U7008 (TPS51980), U7009 (TPS51980), U7010 (TPS51980), U7011 (TPS51980), U7012 (TPS51980), U7013 (TPS51980), U7014 (TPS51980), U7015 (TPS51980), U7016 (TPS51980), U7017 (TPS51980), U7018 (TPS51980), U7019 (TPS51980), U7020 (TPS51980), U7021 (TPS51980), U7022 (TPS51980), U7023 (TPS51980), U7024 (TPS51980), U7025 (TPS51980), U7026 (TPS51980), U7027 (TPS51980), U7028 (TPS51980), U7029 (TPS51980), U7030 (TPS51980), U7031 (TPS51980), U7032 (TPS51980), U7033 (TPS51980), U7034 (TPS51980), U7035 (TPS51980), U7036 (TPS51980), U7037 (TPS51980), U7038 (TPS51980), U7039 (TPS51980), U7040 (TPS51980), U7041 (TPS51980), U7042 (TPS51980), U7043 (TPS51980), U7044 (TPS51980), U7045 (TPS51980), U7046 (TPS51980), U7047 (TPS51980), U7048 (TPS51980), U7049 (TPS51980), U7050 (TPS51980), U7051 (TPS51980), U7052 (TPS51980), U7053 (TPS51980), U7054 (TPS51980), U7055 (TPS51980), U7056 (TPS51980), U7057 (TPS51980), U7058 (TPS51980), U7059 (TPS51980), U7060 (TPS51980), U7061 (TPS51980), U7062 (TPS51980), U7063 (TPS51980), U7064 (TPS51980), U7065 (TPS51980), U7066 (TPS51980), U7067 (TPS51980), U7068 (TPS51980), U7069 (TPS51980), U7070 (TPS51980), U7071 (TPS51980), U7072 (TPS51980), U7073 (TPS51980), U7074 (TPS51980), U7075 (TPS51980), U7076 (TPS51980), U7077 (TPS51980), U7078 (TPS51980), U7079 (TPS51980), U7080 (TPS51980), U7081 (TPS51980), U7082 (TPS51980), U7083 (TPS51980), U7084 (TPS51980), U7085 (TPS51980), U7086 (TPS51980), U7087 (TPS51980), U7088 (TPS51980), U7089 (TPS51980), U7090 (TPS51980), U7091 (TPS51980), U7092 (TPS51980), U7093 (TPS51980), U7094 (TPS51980), U7095 (TPS51980), U7096 (TPS51980), U7097 (TPS51980), U7098 (TPS51980), U7099 (TPS51980), U7100 (TPS51980), U7101 (TPS51980), U7102 (TPS51980), U7103 (TPS51980), U7104 (TPS51980), U7105 (TPS51980), U7106 (TPS51980), U7107 (TPS51980), U7108 (TPS51980), U7109 (TPS51980), U7110 (TPS51980), U7111 (TPS51980), U7112 (TPS51980), U7113 (TPS51980), U7114 (TPS51980), U7115 (TPS51980), U7116 (TPS51980), U7117 (TPS51980), U7118 (TPS51980), U7119 (TPS51980), U7120 (TPS51980), U7121 (TPS51980), U7122 (TPS51980), U7123 (TPS51980), U7124 (TPS51980), U7125 (TPS51980), U7126 (TPS51980), U7127 (TPS51980), U7128 (TPS51980), U7129 (TPS51980), U7130 (TPS51980), U7131 (TPS51980), U7132 (TPS51980), U7133 (TPS51980), U7134 (TPS51980), U7135 (TPS51980), U7136 (TPS51980), U7137 (TPS51980), U7138 (TPS51980), U7139 (TPS51980), U7140 (TPS51980), U7141 (TPS51980), U7142 (TPS51980), U7143 (TPS51980), U7144 (TPS51980), U7145 (TPS51980), U7146 (TPS51980), U7147 (TPS51980), U7148 (TPS51980), U7149 (TPS51980), U7150 (TPS51980), U7151 (TPS51980), U7152 (TPS51980), U7153 (TPS51980), U7154 (TPS51980), U7155 (TPS51980), U7156 (TPS51980), U7157 (TPS51980), U7158 (TPS51980), U7159 (TPS51980), U7160 (TPS51980), U7161 (TPS51980), U7162 (TPS51980), U7163 (TPS51980), U7164 (TPS51980), U7165 (TPS51980), U7166 (TPS51980), U7167 (TPS51980), U7168 (TPS51980), U7169 (TPS51980), U7170 (TPS51980), U7171 (TPS51980), U7172 (TPS51980), U7173 (TPS51980), U7174 (TPS51980), U7175 (TPS51980), U7176 (TPS51980), U7177 (TPS51980), U7178 (TPS51980), U7179 (TPS51980), U7180 (TPS51980), U7181 (TPS51980), U7182 (TPS51980), U7183 (TPS51980), U7184 (TPS51980), U7185 (TPS51980), U7186 (TPS51980), U7187 (TPS51980), U7188 (TPS51980), U7189 (TPS51980), U7190 (TPS51980), U7191 (TPS51980), U7192 (TPS51980), U7193 (TPS51980), U7194 (TPS51980), U7195 (TPS51980), U7196 (TPS51980), U7197 (TPS51980), U7198 (TPS51980), U7199 (TPS51980), U7200 (TPS51980), U7201 (TPS51980), U7202 (TPS51980), U7203 (TPS51980), U7204 (TPS51980), U7205 (TPS51980), U7206 (TPS51980), U7207 (TPS51980), U7208 (TPS51980), U7209 (TPS51980), U7210 (TPS51980), U7211 (TPS51980), U7212 (TPS51980), U7213 (TPS51980), U7214 (TPS51980), U7215 (TPS51980), U7216 (TPS51980), U7217 (TPS51980), U7218 (TPS51980), U7219 (TPS51980), U7220 (TPS51980), U7221 (TPS51980), U7222 (TPS51980), U7223 (TPS51980), U7224 (TPS51980), U7225 (TPS51980), U7226 (TPS51980), U7227 (TPS51980), U7228 (TPS51980), U7229 (TPS51980), U7230 (TPS51980), U7231 (TPS51980), U7232 (TPS51980), U7233 (TPS51980), U7234 (TPS51980), U7235 (TPS51980), U7236 (TPS51980), U7237 (TPS51980), U7238 (TPS51980), U7239 (TPS51980), U7240 (TPS51980), U7241 (TPS51980), U7242 (TPS51980), U7243 (TPS51980), U7244 (TPS51980), U7245 (TPS51980), U7246 (TPS51980), U7247 (TPS51980), U7248 (TPS51980), U7249 (TPS51980), U7250 (TPS51980), U7251 (TPS51980), U7252 (TPS51980), U7253 (TPS51980), U7254 (TPS51980), U7255 (TPS51980), U7256 (TPS51980), U7257 (TPS51980), U7258 (TPS51980), U7259 (TPS51980), U7260 (TPS51980), U7261 (TPS51980), U7262 (TPS51980), U7263 (TPS51980), U7264 (TPS51980), U7265 (TPS51980), U7266 (TPS51980), U7267 (TPS51980), U7268 (TPS51980), U7269 (TPS51980), U7270 (TPS51980), U7271 (TPS51980), U7272 (TPS51980), U7273 (TPS51980), U7274 (TPS51980), U7275 (TPS51980), U7276 (TPS51980), U7277 (TPS51980), U7278 (TPS51980), U7279 (TPS5

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-3939	J13 MLB DEVELOPMENT BOM	J13_DEVEL_ENG
607-9090	CMN PTS,PCBA,MLB,J13	J13_COMMON
639-3552	PCBA,MLB,1.7GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.7GHZ,DOR3:SAMSUNG_4GB
639-3553	PCBA,MLB,1.5GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:DYRM,CPU:1.5GHZ,DOR3:SAMSUNG_4GB
639-3554	PCBA,MLB,1.5GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:DYRN,CPU:1.5GHZ,DOR3:HYNIX_4GB
639-3555	PCBA,MLB,1.5GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:DYRL,CPU:1.5GHZ,DOR3:HYNIX_8GB
639-3556	PCBA,MLB,1.7GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:DYRP,CPU:1.7GHZ,DOR3:HYNIX_8GB
639-3557	PCBA,MLB,1.7GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.7GHZ,DOR3:HYNIX_4GB
639-3645	PCBA,MLB,1.5GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F0TC,CPU:1.5GHZ,DOR3:ELPIDA_8GB
639-3644	PCBA,MLB,1.7GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F0TD,CPU:1.7GHZ,DOR3:ELPIDA_8GB
639-3760	PCBA,MLB,1.8GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:F25Q,CPU:1.8GHZ,DOR3:SAMSUNG_4GB
639-3761	PCBA,MLB,1.8GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:F25T,CPU:1.8GHZ,DOR3:HYNIX_8GB
639-3762	PCBA,MLB,1.8GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:F25R,CPU:1.8GHZ,DOR3:HYNIX_4GB
639-3763	PCBA,MLB,1.8GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F25P,CPU:1.8GHZ,DOR3:ELPIDA_8GB
639-3764	PCBA,MLB,2.0GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:F25W,CPU:2.0GHZ,DOR3:SAMSUNG_4GB
639-3765	PCBA,MLB,2.0GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:F25V,CPU:2.0GHZ,DOR3:HYNIX_8GB
639-3766	PCBA,MLB,2.0GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:F25U,CPU:2.0GHZ,DOR3:HYNIX_4GB
639-3767	PCBA,MLB,2.0GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F25V,CPU:2.0GHZ,DOR3:ELPIDA_8GB
639-3790	PCBA,MLB,1.7GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27V,CPU:1.7GHZ,DOR3:SAMSUNG_8GB
639-3791	PCBA,MLB,1.8GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27Q,CPU:1.8GHZ,DOR3:SAMSUNG_8GB
639-3792	PCBA,MLB,2.0GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27R,CPU:2.0GHZ,DOR3:SAMSUNG_8GB
639-3793	PCBA,MLB,1.7GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27W,CPU:1.7GHZ,DOR3:ELPIDA_4GB
639-3794	PCBA,MLB,1.8GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27Y,CPU:1.8GHZ,DOR3:ELPIDA_4GB
639-3795	PCBA,MLB,2.0GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27Y,CPU:2.0GHZ,DOR3:ELPIDA_4GB

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRK]	CRITICAL	EEEE:DYRK
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRL]	CRITICAL	EEEE:DYRL
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRM]	CRITICAL	EEEE:DYRM
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRN]	CRITICAL	EEEE:DYRN
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRP]	CRITICAL	EEEE:DYRP
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRQ]	CRITICAL	EEEE:DYRQ
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F0TC]	CRITICAL	EEEE:F0TC
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F0TD]	CRITICAL	EEEE:F0TD
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25N]	CRITICAL	EEEE:F25N
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25P]	CRITICAL	EEEE:F25P
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25Q]	CRITICAL	EEEE:F25Q
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25R]	CRITICAL	EEEE:F25R
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25T]	CRITICAL	EEEE:F25T
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25V]	CRITICAL	EEEE:F25V
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25W]	CRITICAL	EEEE:F25W
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25Y]	CRITICAL	EEEE:F25Y
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27Q]	CRITICAL	EEEE:F27Q
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27R]	CRITICAL	EEEE:F27R
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27T]	CRITICAL	EEEE:F27T
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27V]	CRITICAL	EEEE:F27V
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27W]	CRITICAL	EEEE:F27W
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27Y]	CRITICAL	EEEE:F27Y

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3939	1	J13 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-9090	1	CMN PTS,PCBA,MLB,J13	CMNPTS	CRITICAL	J13_CMNPTS

Revision History

Revision History	
 Apple Inc.	DRAWING NUMBER 051-9277 SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 2.8.0 BRANCH PAGE 4 OF 109 SHEET 4 OF 73

8		7		6		5		4		3		2		1	
J13 BOM GROUPS															
BOM GROUP		BOM OPTIONS													
J13_COMMON		ALTERNATE,COMMON,J13_MISC,J13_DEBUG:ENG,J13_PROGPARTS,USBHUB2514B,EDP:YES,PCH_C1													
J13_MISC		CPUMEM_SIG:NO,HUB_NONREM,TBT,NMS:YES,P2SV2_DCIN:NO,TPAD_PCH:NO,SKIP_SV3V3:INAUDIBLE,BTWPB:S4,TBTHV:P15V,LVDDR3_BH:YES,ASQ_ACOUSTIC:NO													
J13_PROGPARTS		BOOTFROM_PROG,SMC_PROG,TBTFROM:PROG													
J13_DEVEL:ENG		ALTERNATE,BKLT:ENG,XDP_CONN,XDP_CPU:8PM,XDP_PCH,LPCPLUS,DORVREF_DAC,VREFDQ:M1_M3,VREFCA:LDO,DAC,S0P0000_1SL,S3_S0_LED,VCCIOISNS_ENG,AIRPORTISNS_ENG,H0DISNS_ENG,LCDCLKTISNS_ENG													
J13_DEVEL:PVT		LPCPLUS,XDP_CONN													
J13_DEBUG:ENG		DEVEL_BOM,M0JO:YES,XDP													
J13_DEBUG:PVT		DEVEL_BOM,BKLT:PROD,M0JO:YES,XDP,XDP_CPU:8PM,VREFDQ:LDO,VREFCA:LDO,VCCIOISNS_PROD,AIRPORTISNS_PROD,H0DISNS_PROD,LCDCLKTISNS_PROD													
J13_DEBUG:PROD		BKLT:PROD,M0JO:YES,XDP,XDP_CPU:8PM,VREFDQ:LDO,VREFCA:LDO,LPCPLUS,VCCIOISNS_PROD,AIRPORTISNS_PROD,H0DISNS_PROD,LCDCLKTISNS_PROD													
DDR3:HYNIX_4GB		RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB													
DDR3:HYNIX_8GB		RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB													
DDR3:SAMSUNG_4GB		RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB													
DDR3:SAMSUNG_8GB		RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB													
DDR3:ELPIDA_8GB		RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB													
DDR3:ELPIDA_4GB		RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:ELPIDA_4GB													
Module Parts															
PART NUMBER	QTY	DESCRIPTION				REFERENCE DES	CRITICAL	BOM OPTION							
33784197	1	IVB,QMFB,ES2,K0,1.5,17W,2+2,0.95,4M,ULVB				U1000	CRITICAL	CPU:1.5GHZ							
33784299	1	IVB,QC55,QS,L0,1.7,17W,2+2,1.0,3M,ULVBGA				U1000	CRITICAL	CPU:1.7GHZ							
33784298	1	IVB,QC54,QS,L0,1.8,17W,2+2,1.1,3M,ULVBGA				U1000	CRITICAL	CPU:1.8GHZ							
33784296	1	IVB,QC52,QS,L0,2.0,17W,2+2,1.1,4M,ULVBGA				U1000	CRITICAL	CPU:2.0GHZ							
33784198	1	IVB,QMFB,ES2,K0,1.5,17W,2+2,0.95,4M,ULVB				U1000	CRITICAL	CPU:1.5GHZTDP							
33784236	1	IVB,QMOP,ES2,K0,1.7,17W,2+2,1.0,4M,ULV,TDP				U1000	CRITICAL	CPU:1.7GHZTDP							
33784165	1	IC,PCH,PPT-MB,SFF,ES1				U1800	CRITICAL	PCH_ES1							
33784180	1	IC,PCH,PPT-MB,SFF,ES2,B0				U1800	CRITICAL	PCH_ES2							
33784235	1	IC,PCH,PPT-MB,SFF,P-QS,C0				U1800	CRITICAL	PCH_C0							
33784275	1	IC,PCH,PPT-MB,QS77,C1,QS				U1800	CRITICAL	PCH_C1							
33881047	1	IC,TBT,CR-4C,ES1,288 FCBA,12X12MM				U3600	CRITICAL	TBT							
Programmable Parts															
PART NUMBER	QTY	DESCRIPTION				REFERENCE DES	CRITICAL	BOM OPTION							
33580865	1	IC,SERIAL SPI EEPROM,256KBIT,20MHZ,MLP8				U3690	CRITICAL	TBTROM:BLANK							
34183475	1	IC,EEPROM,CR,V24-1,J11/J13				U3690	CRITICAL	TBTROM:PROD							
33881098	1	IC,SMC12-A3,40MHZ/50MKIPS MCU,9X9,157BGA				U4900	CRITICAL	SMC_BLANK							
33881065	1	IC,SMC12,40MHZ/50MKIPS MCU, 9X9,157BGA				U4900	CRITICAL	SMC_BLANK							
34183433	1	IC,SMC,V2-1A43,Proto18,J13				U4900	CRITICAL	SMC_PROD							
33580809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Micron14				U6100	CRITICAL	BOOTROM:BLANK							
33580803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Hynix14				U6100	CRITICAL	BOOTROM:BLANK							
34183482	1	IC,EFI ROM,PROTO18,J13 J11				U6100	CRITICAL	BOOTROM_PROD							
Alternate Parts															
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:											
37680855	37680613		ALL	Diodes alt to Toshiba											
37680977	37680859		ALL	Diodes alt to Toshiba											
37680972	37680612		ALL	Sohm alt to Toshiba											
13880676	13880691		ALL	Murata alt to Samsung											
37180709	37180652		ALL	NXP alt to NXP											
13880671	13880673		ALL	Taiyo alt to Murata											
37680790	37680928		ALL	TI alt to Fairchild											
15281462	15281295		ALL	Toko alt for NEC inductor											
15281085	15281307		ALL	Toko alt for Cystec											
13880703	13880648		ALL	Murata alt to Taiyo Yuden											
13880684	13880660		ALL	Murata alt to Taiyo Yuden											
15281493	15281300		ALL	Colicraft alt to Murata											
PD Module Parts															
35382929	1	IC,ISL6259,BAVCHARGER,34,4X4MM,QFN28				U7000	CRITICAL								
946-3115	1	MLB,DYMAX UV EB 0.22GRAM,K21				GLUE	CRITICAL								
DRAM CFG CHART															
VENDOR		CFG 1		CFG 0											
HYNIX		0		0											
SAMSUNG		1		0											
MICRON		0		1											
ELPIDA		1		1											
SIZE		CFG 2		CFG 3											
4GB		0													
8GB		1													
DIE REV		CFG 3													
A		0													
B		1													
PD Module Parts															
806-3142	1	CAN,T29,J11/J13				TBTFENCE	CRITICAL								
806-3215	1	CAN,COVER,T29,J11/J13				TBTCOVER	CRITICAL								
806-3214	1	CAN,TOPSIDE,J11/J13				TBTTOPSIDE_1P	CRITICAL								
806-3706	1	CAN,TOPSIDE_2Ppiece_Cover,J11/J13				TBTTOPSIDE_2P_COVER	CRITICAL								
806-3705	1	CAN,TOPSIDE_2Ppiece_Fence,J11/J13				TBTTOPSIDE_2P_FENCE	CRITICAL								
806-3216	1	CAN,MDF,J11/J13				MDFCAN	CRITICAL								
806-3083	1	SRLD,USB,MLB,J11/J13				USBCAN	CRITICAL								
806-2377	1	K78, mDP Spring				MDPSPRING	CRITICAL	NOSTUFF							
BOM Configuration															
DRAWING NUMBER 051-9277															
REVISION 2.8.0															
NOTICE OF PROPRIETARY PROPERTY:															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.															
THE POSSESSOR AGREES TO THE FOLLOWING:															
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART															
IV ALL RIGHTS RESERVED															
PAGE 5 OF 109															
SHEET 5 OF 73															

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

(Need 5 TPs)

C

(Need to add 2 GND TP)

B

ed 2 TPs)

A

(Need to add 2 GND TPs)

A

(Need to add 6 GND TPs)

007000 11 5 1 1000 0000000001

748

51 52 72

FUNC_TEST
TRIE PPVBAT G3H CONN 52 53 (Need 4 TPs)

52 53

	FUNC_TEST			
	TRUE	PPVOUT SW LCDBKLT	63 65	(Need 2 TPs)
	TRUE	PP3V3 SW LCD	63	(Need 2 TPs)

63 65

PUNC_TEST		
PPBUS_G3H	7	52
PPVIN_SW_TBTBST	7	36
PPBUS_S5_HS_COMPUTING_ISNS	7	
PPDCIN_G3H	7	
PP3V42_G3H	7	
PPVRTC_G3H	7	
PP5V_S5	7	
PP5V_SUS	7	
PP3V3_S5	7	72
PP3V3_SUS	7	
PP3V3_S3	7	
PP1V8_S0	7	
PP3V3_S0	7	72
PP1V5_S3	7	67
PP1V5_S3RS0	7	67
PP1V5_S0	7	
PP1V05_S0	7	
PPVTTDDR_S3	7	
PP0V75_S0_DDRVTT	7	
PPVCCSA_S0_CPU	7	
PP1V05_SUS	7	
PP15V_TBT	7	
PP3V3_TBTLC	7	
PP1V05_TBTLC	7	36
PP1V05_S0_PCH_VCCADPLL	7	
PPVCORE_S0_CPU	7	
PPVCORE_S0_AXG	7	
PP1V5_S3_CPU_VCCDQ	7	
PP1V05_S0_CPU_VCCPQE	7	
PP1V8_S0_CPU_VCCPLL_R	7	
PP1V05_TBTCIO	7	
PPBUS_S5_HS_OTHER_ISNS	7	
PPDCIN_G3H_ISOL	7	
PP5V_S3	7	
PP5V_S0	7	
PP3V3_S4	7	

(Need to add 27 GND TPs)

(Need to add 27 GND TPs)

PUNC_TEST _____ (Need 5 TPs)

TPs) 38

FUNC_TEST
TR1E =PP18V5 DCIN CONN 7 52 (Need 6 TPs)

(Need 6 TPs)

POWER SIGNALS	Pin	Signal	54
	1667	VCCSAS0 SREF	54
	1668	VCCSAS0 SET1 R	54
	1669	VCCSAS0 SET0	54
	1670	VCCSAS0 SET1	54


UELINK DATA


TVCLKINPXDP PCH OBSFN !


E4P

CLKPENC DATE-07

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED







D

C

B


A

D


C


B


A




SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE			
CPU CLOCK/MISC/JTAG			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
	REVISION		
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		11 OF 109	
		SHEET	
		10 OF 73	












CPU DECOUPLING-I		
 Apple Inc.	DRAWING NUMBER	051-9277
	REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	16 OF 109
	SHEET	14 OF 73











SYNC MASTER=J30 MLB

SYNC DATE=07/27/2011

PAGE TITLE

PCH GROUNDS

 Apple Inc.

DRAWING NUMBER

051-9277

SIZE

D

REVISION

2.8.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

23 OF 109

SHEET

21 OF 73




BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0,HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0,HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1,HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1,HUB_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0983	1	IC,USB2512B,USB 2.0 HUB CNTRL,36-QFN	U2600	CRITICAL	USBHUB2512B
338S0923	1	IC,USB2513B,USB 2.0,HUB CNTRL,3PRT,46QFN	U2600	CRITICAL	USBHUB2513B
338S0824	1	IC,USB2514B,USB 2.0,HUB CNTRL,4PRT	U2600	CRITICAL	USBHUB2514B

TO CONNECT TP/KB TO PCH XHCI
NOSTUFF R2611 & R2615, STUFF R2621 & R2622,R2616 & R2617




USB XHCI/EHCI2 PORT MUX FOR EXT B




PAGE TITLE		SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
USB HUB & MUX		DRAWING NUMBER		SIZE	
Apple Inc.		051-9277		D	
REVISION		2.8.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE		26 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET		24 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					


System RTC Power Source & 32kHz / 25MHz Clock Generator




PCH S0 PWRGD




DP_AUXIO_EN Inversion




Platform Reset Connections
Unbuffered




Buffered




PCH ME Disable Strap



GPIO Glitch Prevention



PCH Reset Button




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PAGE TITLE		PAGE NUMBER	
Clock (CK505) and Chipset Support		051-9277	
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		27 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		25 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
to	2	0	0	1	1	0	0	1
3	0	0	0	1	X	0	0	1
S3	4	0	0	1	X	0	0	1
5	0	1	1	1	0 (*)	1	1	1
to	6	0	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


SYNC PARTS=213 MEM ROM PCB		SYNC DATE=11/10/2011	
PAGE TITLE			
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (0-31)			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 109
		SHEET	27 OF 73




SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30	OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28	OF 73
IV ALL RIGHTS RESERVED			



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

R3100	1	240	2	MEM_B_EQ4	29
NF 1% 1/20W 201					
R3110	1	240	2	MEM_B_EQ5	29
NF 1% 1/20W 201					
R3120	1	240	2	MEM_B_EQ6	29
NF 1% 1/20W 201					
R3130	1	240	2	MEM_B_EQ7	29
NF 1% 1/20W 201					

SYNC MASTER=F21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B (0-31)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
	REVISION		
	2.8.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 109	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		29 OF 73	



SYNCHARTER=21.MEM		SYNCHARTER=21.MEM	
PAGE TITLE			
DDR3 DRAM CHANNEL B		(32-63)	
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A

D

C

B

A



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)				1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:	0.300V - 1.200V (+/- 450mV)				1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:	0.000V - 1.501V (0x00 - 0x74)				0.000V - 3.000V (0x00 - 0xFF)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:	+3.4mA - -3.4mA (- = sourced)				+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:	7.69mV / step @ output				8.59mV / step @ output	1.51mV / step @ output

SYNCHARTER=311.MEM

SYNCHARTER=311.MEM

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9277

REVISION

2.8.0

BRANCH

PAGE


33 OF 109

SHEET

31 OF 73


SIZE

D




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE


MEM CLOCK TERMINATION
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM




SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 Bypassing/Termination			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	34 OF 109
		SHEET	32 OF 73



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
SecureDigital Card Reader			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	35 OF 109
		SHEET	33 OF 73





SYNC MASTER=J11 MLB		SYNC DATE=10/04/2011	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		2.8.0	
		BRANCH	
		PAGE	
		37 OF 109	
		SHEET	
		35 OF 73	

```

Power aliases required by this page:
- =PPVIN_SW_TBTBST      (8-13V Boost Input)
- =PP18V_TBT_REG        (18V Boost Output)
- =PP3V3_TBT_P3V3TBTFT  (3.3V FET Input)
- =PP3V3_TBT_FET        (3.3V FET Output)
- =PP3V3_S0_TBTPWRCTL
- =PP1V05_TBT_P1V05TBTFT (1.05V FET Input)
- =PP1V05_TBT_FET        (1.05V FET Output)

```

```







Signal aliases required by this page:
- =TBT_CLKREQ_L
- =TBT_RESET_L

```


```


BOM options provided by this page:
TBTBST:I - Stuffs 18V boost circuitry.

```



SYNC MASTER-J13 MLB NON POR		SYNC DATE-11/10/2011	
PAGE TITLE			
TBT Power Support			
	Apple Inc.	DRAWING NUMBER	051-9277
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	38 OF 109
		SHEET	36 OF 73






PCIE/SATA GUMSTICK2 CONNECTOR



SYNC MASTER=J13 MLB NON POR		SYNC DATE=10/17/2013	
PAGE TITLE			
SSD CONNECTOR			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		45 OF 109	
SHEET		38 OF 73	


Right USB Port A

USB Port Power Switch



Mojo SMC Debug Mux






8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

C




B

SMC USB Clock require these crystal values:5,6,8,10,12,16,18,20,24,25 MHz




Note:
ADC10 and ADC11 are shared
with comparators on Stack Board.




A


Series resistors are not stuffed until the topology of 2 SPI Masters are verified.



S5_SMCBATLOW =PP3V3_SUS_SMC 7 41 2





CRITICAL =PPVCCIO_S0_SMC 7 42




Eng Package requires 1.2V ON SMC_ADC23 pin.


Eng Package requires 1.2V ON SMC_ADC23 pin.




Module has 3.3K PU


SYMC MASTER=J13 MLB NON POR		SYMC DATE=11/10/2011	
PAGE TITLE			
SMC Support			
 Apple Inc.		DRAWING NUMBER 051-9277	
		SIZE D	
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 50 OF 109	
		SHEET 42 OF 73	









PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU SA Current Sense / Filter




VCCSA Voltage Sense / Filter




CPU Vcore Voltage Sense / Filter




GFX/IG Vcore Voltage Sense / Filter




CPU 1.05V VCCIO Current Sense / Filter



3.3V S0 FET Current Sense / Filter



PAGE TITLE		PAGE NUMBER	
Voltage & Load Side Current Sensing		051-9277	
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		53 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		45 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Charger BMON (Production) Solution
ISL6259 Gain: 36x
Scale: 2.78A / V
Max VOut: 3.3V at 9.167A
EDP Current: 310A

PAGE TITLE		DRAWING NUMBER		SIZE	
High Side Current Sensing		051-9277		D	
Apple Inc.		REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		54 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		46 OF 73	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

SYNC MASTER=J11 MLB SYNC DATE=08/03/2011

PAGE TITLE Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-9277 D

REVISION 2.8.0

BRANCH

PAGE 55 OF 109

SHEET 47 OF 73

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

SYNC MASTER=J11 MLB SYNC DATE=08/03/2011

PAGE TITLE Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER 051-9277 D

REVISION 2.8.0

BRANCH

PAGE 55 OF 109

SHEET 47 OF 73



CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

SYNC MASTER=J11 MLB SYNC DATE=08/03/2013

PAGE TITLE Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-9277 D

REVISION 2.8.0

BRANCH

PAGE 55 OF 109

SHEET 47 OF 73

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

SYNC MASTER=J11 MLB SYNC DATE=08/03/2013

PAGE TITLE Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-9277 D

REVISION 2.8.0

BRANCH

PAGE 55 OF 109

SHEET 47 OF 73

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side


Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400


Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

[illegible]

FAN CONNECTOR



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Fan			
 Apple Inc.		DRAWING NUMBER	051-9277
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	56 OF 109
		SHEET	48 OF 73

D

D

C

C


B

B

A


A

IPD Flex Connector




Keyboard Backlight Driver & Detection


To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.





Keyboard Backlight Connector




SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
IPD / KBD Backlight		DRAWING NUMBER	
 Apple Inc.		051-9277	
		D	
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 73	
IV ALL RIGHTS RESERVED			











PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0460	1	RES, MF, 60.4KOHM, 1, 1/20W, 0201	R7316		LVDDR3_HW:YES

If LVDDR3_HW:NO is turned ON, switch R2821 & R7971 back to the original value for 1.5V DDR unless 1V5R1V35_SW is turned ON



CPU=IV Bridge ULV, AXG=GT2



D



B

A

D

C

B

A

D

C

B





A

D


C

B

A



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		77 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 73	
IV ALL RIGHTS RESERVED			



MOSFET	Sia427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)


MOSFET	Sia427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

MOSFET	Sia427
CHANNEL	P-TYPE 12V/8V
RDS(ON)	29 mOhm @4.5V
LOADING	100? mA (EDP)

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)

MOSFET	PQFN2X2
CHANNEL	N-TYPE
RDS(ON)	9.4 mOhm @4.5V
LOADING	5 A (EDP)

SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Power FETs			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
REVISION			
2.8.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		78 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 73	
IV ALL RIGHTS RESERVED			



D

C

B

A


D

C


B

A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
518S0829	1	CONN212N-AX,P=0.4,10P,W=BOSS,HP	J9000		



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	90 OF 109
		SHEET	63 OF 73



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=PWR_P2MM	?
MEM_2GND	*	=GND_P2MM	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

PalPilot Spacing

```
=2x_DIELECTRIC
=5.7x_DIELECTRIC
=4x_DIELECTRIC
=4x_DIELECTRIC
=8.6x_DIELECTRIC
=5.7x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=8.6x_DIELECTRIC
```

"Real" Spacing

```
=2x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=6x_DIELECTRIC
=4x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=6x_DIELECTRIC
```

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_20THER
MEM_A_DQS_1	*	*	MEM_20THER
MEM_A_DQS_2	*	*	MEM_20THER
MEM_A_DQS_3	*	*	MEM_20THER
MEM_A_DQS_4	*	*	MEM_20THER
MEM_A_DQS_5	*	*	MEM_20THER
MEM_A_DQS_6	*	*	MEM_20THER
MEM_A_DQS_7	*	*	MEM_20THER
MEM_B_DQS_0	*	*	MEM_20THER
MEM_B_DQS_1	*	*	MEM_20THER
MEM_B_DQS_2	*	*	MEM_20THER
MEM_B_DQS_3	*	*	MEM_20THER
MEM_B_DQS_4	*	*	MEM_20THER
MEM_B_DQS_5	*	*	MEM_20THER
MEM_B_DQS_6	*	*	MEM_20THER
MEM_B_DQS_7	*	*	MEM_20THER

MEM_A_DATA_0			MEM_20THER
MEM_A_DATA_1	*	*	MEM_20THER
MEM_A_DATA_2	*	*	MEM_20THER

MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER

MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER

MEM_B_DATA_2			MEM_20THER
MEM_B_DATA_3	*	*	MEM_20THER
MEM_B_DATA_4	*	*	MEM_20THER

MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	8 11 27 28 32
	MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	8 11 27 28 32
	MEM_A_CTRI	MEM_45S	MEM_CTRI	MEM A CKE<3..0>	11 27 28 32
	MEM_A_CTRI	MEM_45S	MEM_CTRI	MEM A CS L<3..0>	11 27 28 32
	MEM_A_CTRI	MEM_45S	MEM_CTRI	MEM A ODT<3..0>	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A A<15..0>	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A BA<2..0>	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A RAS L	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A CAS L	11 27 28 32
	MEM_A_CMD	MEM_45S	MEM_CMD	MEM A WE L	11 27 28 32
	MEM_A_DO_BYTE0	MEM_45S	MEM_A_DATA_0	MEM A DO<7..0>	11 27
	MEM_A_DO_BYTE1	MEM_45S	MEM_A_DATA_1	MEM A DO<15..8>	11 27
	MEM_A_DO_BYTE2	MEM_45S	MEM_A_DATA_2	MEM A DO<23..16>	11 27
	MEM_A_DO_BYTE3	MEM_45S	MEM_A_DATA_3	MEM A DO<31..24>	11 27
	MEM_A_DO_BYTE4	MEM_45S	MEM_A_DATA_4	MEM A DO<39..32>	11 28
	MEM_A_DO_BYTE5	MEM_45S	MEM_A_DATA_5	MEM A DO<47..40>	11 28
	MEM_A_DO_BYTE6	MEM_45S	MEM_A_DATA_6	MEM A DO<55..48>	11 28
	MEM_A_DO_BYTE7	MEM_45S	MEM_A_DATA_7	MEM A DO<63..56>	11 28
	MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS P<0>	11 27
	MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS N<0>	11 27
	MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS P<1>	11 27
	MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS N<1>	11 27
	MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS P<2>	11 27
	MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS N<2>	11 27
	MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS P<3>	11 27
	MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS N<3>	11 27
	MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS P<4>	11 28
	MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS N<4>	11 28
	MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS P<5>	11 28
	MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS N<5>	11 28
	MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS P<6>	11 28
	MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS N<6>	11 28
	MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS P<7>	11 28
	MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS N<7>	11 28
	MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	8 11 29 30 32
	MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	8 11 29 30 32
	MEM_B_CTRI	MEM_45S	MEM_CTRI	MEM B CKE<3..0>	11 29 30 32
	MEM_B_CTRI	MEM_45S	MEM_CTRI	MEM B CS L<3..0>	11 29 30 32
	MEM_B_CTRI	MEM_45S	MEM_CTRI	MEM B ODT<3..0>	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B A<15..0>	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B BA<2..0>	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B RAS L	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B CAS L	11 29 30 32
	MEM_B_CMD	MEM_45S	MEM_CMD	MEM B WE L	11 29 30 32
	MEM_B_DO_BYTE0	MEM_45S	MEM_B_DATA_0	MEM B DO<7..0>	11 29
	MEM_B_DO_BYTE1	MEM_45S	MEM_B_DATA_1	MEM B DO<15..8>	11 29
	MEM_B_DO_BYTE2	MEM_45S	MEM_B_DATA_2	MEM B DO<23..16>	11 29
	MEM_B_DO_BYTE3	MEM_45S	MEM_B_DATA_3	MEM B DO<31..24>	11 29
	MEM_B_DO_BYTE4	MEM_45S	MEM_B_DATA_4	MEM B DO<39..32>	11 30
	MEM_B_DO_BYTE5	MEM_45S	MEM_B_DATA_5	MEM B DO<47..40>	11 30
	MEM_B_DO_BYTE6	MEM_45S	MEM_B_DATA_6	MEM B DO<55..48>	11 30
	MEM_B_DO_BYTE7	MEM_45S	MEM_B_DATA_7	MEM B DO<63..56>	11 30
	MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS P<0>	11 29
	MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS N<0>	11 29
	MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS P<1>	11 29
	MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS N<1>	11 29
	MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS P<2>	11 29
	MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS N<2>	11 29
	MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS P<3>	11 29
	MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS N<3>	11 29
	MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS P<4>	11 30
	MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS N<4>	11 30
	MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS P<5>	11 30
	MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS N<5>	11 30
	MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS P<6>	11 30
	MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS N<6>	11 30
	MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS P<7>	11 30
	MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS N<7>	11 30
		MEM_PWR		PP1V5_S3RS0	6 7
		MEM_PWR		PP1V5_S3	6 7
		MEM_PWR		PP0V75_S3 MEM_VREFCA_A	27 28 31
		MEM_PWR		PP0V75_S3 MEM_VREFDO_A	27 28 31

SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		101 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		67 OF 73	
IV ALL RIGHTS RESERVED			

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA3_PCH_TX	SATA3_PCH_TX	*	SATA3_TX2TX
SATA3_PCH_RX	SATA3_PCH_RX	*	SATA3_RX2RX
SATA3_PCH_TX	*_PCH_TX	*	SATA3_TX2OTHERTX
SATA3_PCH_RX	*_PCH_RX	*	SATA3_RX2OTHERRX
SATA3_PCH_TX	*_PCH_RX	*	SATA3_TX2RX
SATA3_PCH_RX	*_PCH_TX	*	SATA3_RX2TX
SATA3_PCH_TX	*_TX	*	SATA3_2OTHERHS
SATA3_PCH_RX	*_TX	*	SATA3_2OTHERHS
SATA3_PCH_TX	*_RX	*	SATA3_2OTHERHS
SATA3_PCH_RX	*_RX	*	SATA3_2OTHERHS
SATA3_PCH_TX	*	*	SATA3_2OTHER
SATA3_PCH_RX	*	*	SATA3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
SATA3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
SATA3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
SATA3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	*	=2.5x_DIELECTRIC	?
SATA3_RX2RX	*	=2.5x_DIELECTRIC	?
SATA3_TX2OTHERTX	*	=4x_DIELECTRIC	?
SATA3_RX2OTHERRX	*	=4x_DIELECTRIC	?
SATA3_TX2RX	*	=6x_DIELECTRIC	?
SATA3_RX2TX	*	=6x_DIELECTRIC	?
SATA3_2OTHERHS	*	=4x_DIELECTRIC	?
SATA3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_2OTHER
USB3_PCH_RX	*	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_P	16 38
	SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_N	16 38
		SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_P	38
		SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_N	38
	SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_P	6 38
	SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_N	6 38
	SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_P	16 38
	SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_N	16 38
		SATA_80D	SATA3_PCH_RX	SATA_SSD_R2R_MUX_OUT_P	38
		SATA_80D	SATA3_PCH_RX	SATA_SSD_R2R_MUX_OUT_N	38
	SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_P	6 38
	SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_N	6 38
	PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	16
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P	18 24
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N	18 24
	USB_BT	USB_80D	USB	USB_BT_P	24 37
	USB_BT	USB_80D	USB	USB_BT_N	24 37
		USB_80D	USB	USB_BT_CONN_P	6 37
		USB_80D	USB	USB_BT_CONN_N	6 37
		USB_80D	USB	USB_BT_WAKE_P	37
		USB_80D	USB	USB_BT_WAKE_N	37
	USB_TP4D	USB_80D	USB	USB_TP4D_P	49
	USB_TP4D	USB_80D	USB	USB_TP4D_N	49
		USB_80D	USB	USB_TP4D_CONN_P	6
		USB_80D	USB	USB_TP4D_CONN_N	6
	USB_TP4D_HUB	USB_80D	USB	USB_TP4D_HUB_P	24
	USB_TP4D_HUB	USB_80D	USB	USB_TP4D_HUB_N	24
		USB_80D	USB	USB_TP4D_R_P	24 49
		USB_80D	USB	USB_TP4D_R_N	24 49
	USB_TP4D_M	USB_80D	USB	USB_TP4D_M_P	49
	USB_TP4D_M	USB_80D	USB	USB_TP4D_M_N	49
	USB_SDCARD	USB_80D	USB	USB_SDCARD_P	24 33
	USB_SDCARD	USB_80D	USB	USB_SDCARD_N	24 33
	USB_SMC	USB_80D	USB	USB_SMC_P	24 41
	USB_SMC	USB_80D	USB	USB_SMC_N	24 41
	USB_CAMERA	USB_80D	USB	USB_CAMERA_P	6 18 40
	USB_CAMERA	USB_80D	USB	USB_CAMERA_N	6 18 40
	USB_EXT4	USB_80D	USB	USB_EXT4_P	18 39
	USB_EXT4	USB_80D	USB	USB_EXT4_N	18 39
	UART_45S	UART	UART	SMC_DEBUGPRT_TX_L	39 41 42
	UART_45S	UART	UART	SMC_DEBUGPRT_RX_L	39 41 42
		USB_80D	USB	USB2_EXT4_MUXED_P	39
		USB_80D	USB	USB2_EXT4_MUXED_N	39
		USB_80D	USB	USB2_EXT4_MUXED_F_P	39
		USB_80D	USB	USB2_EXT4_MUXED_F_N	39
	USB3_EXT4_RX	USB_80D	USB3_PCH_RX	USB3_EXT4_RX_P	18 39
	USB3_EXT4_RX	USB_80D	USB3_PCH_RX	USB3_EXT4_RX_N	18 39
	USB3_EXT4_TX	USB_80D	USB3_PCH_TX	USB3_EXT4_TX_P	18 39
	USB3_EXT4_TX	USB_80D	USB3_PCH_TX	USB3_EXT4_TX_N	18 39
		USB_80D	USB3_PCH_RX	USB3_EXT4_RX_F_P	39
		USB_80D	USB3_PCH_RX	USB3_EXT4_RX_F_N	39
		USB_80D	USB3_PCH_TX	USB3_EXT4_TX_F_P	39
		USB_80D	USB3_PCH_TX	USB3_EXT4_TX_F_N	39
		USB_80D	USB3_PCH_TX	USB3_EXT4_TX_C_P	39
		USB_80D	USB3_PCH_TX	USB3_EXT4_TX_C_N	39
	USB_EXTB	USB_80D	USB	USB_EXTB_P	6 24 40
	USB_EXTB	USB_80D	USB	USB_EXTB_N	6 24 40
		USB_80D	USB	USB_EXTB_EHCI_P	18 24
		USB_80D	USB	USB_EXTB_EHCI_N	18 24
		USB_80D	USB	USB_EXTB_XHCI_P	18 24
		USB_80D	USB	USB_EXTB_XHCI_N	18 24
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_RX_P	18 40
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_RX_N	18 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_RC_P	6 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_RC_N	6 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_CONN_P	
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_CONN_N	
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_TX_P	18 40
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_TX_N	18 40
		USB_80D	USB3_PCH_TX	USB3_EXTB_TX_C_P	6 40
		USB_80D	USB3_PCH_TX	USB3_EXTB_TX_C_N	6 40
	(USB_TP4D_HUB)	USB_80D	USB	USB_EXTD_XHCI_P	18 24
	(USB_TP4D_HUB)	USB_80D	USB	USB_EXTD_XHCI_N	18 24
	PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	18
	PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_N	16
	PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_N	16
	PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_N	16
		CPU_45S	CLK_PCIE	PCH_CLK14P3M_REFCLK	16

SATA SSD

USB Hub nets

USB Camera nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

Unused USB nets

SYMC MASTER=J13 CONSTRAINTS		SYMC DATE=01/11/2012	
PAGE TITLE			
PCH Constraints 1			
	DRAWING NUMBER		SIZE
	051-9277		D
Apple Inc.	REVISION		
	2.8.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 102 OF 109 SHEET 68 OF 73	

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE				
		PHYSICAL	SPACING			
	LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	6	16 41 43
	LPC_FRAME_L	LPC_45S	LPC	LPC_FRAME_L	6	16 41 43
		LPC_45S	LPC	LPCPLUS_RESET_L	6	25 43
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_SMC	25	41
		CLK_LPC_45S	CLK_LPC	LPC_CLK33M_SMC_R	18	25
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_LPCPLUS	6	25 43
		CLK_LPC_45S	CLK_LPC	LPC_CLK33M_LPCPLUS_R	18	25
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	PCH_CLK33M_PCIIIN	16	25
		CLK_LPC_45S	CLK_LPC	PCH_CLK33M_PCIIOUT	18	25
	SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK	16	44
	SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA	16	44
	SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SML_PCH_0_CLK	16	44
	SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SML_PCH_0_DATA	16	44
	SMBUS_SMC_1_50_SCI	SMB_45S_R_50S	SMB	SML_PCH_1_CLK	16	44
	SMBUS_SMC_1_50_SDA	SMB_45S_R_50S	SMB	SML_PCH_1_DATA	16	44
	HDA_BT_CLK	HDA_45S	HDA	HDA_BIT_CLK	6	16 40
		HDA_45S	HDA	HDA_BIT_CLK_R	16	
	HDA_SYNC	HDA_45S	HDA	HDA_SYNC	6	16 40
		HDA_45S	HDA	HDA_SYNC_R	16	
	HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L	16	
		HDA_45S	HDA	HDA_RST_L	6	16 40
	HDA_SDINO	HDA_45S	HDA	HDA_SDINO	6	16 40
	HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	6	16 40
		HDA_45S	HDA	HDA_SDOUT_R	16	25
	PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R	17	42
		CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	41	42
	SPI_CLK	SPI_45S	SPI	SPI_CLK_R	16	43
		SPI_45S	SPI	SPI_CLK	43	
	SPI_MOSI	SPI_45S	SPI	SPI_MOSI_R	16	43
		SPI_45S	SPI	SPI_MOSI	43	
	SPI_MISO	SPI_45S	SPI	SPI_MISO	16	43
	SPI_CS0	SPI_45S	SPI	SPI_CS0_R_L	16	43
		SPI_45S	SPI	SPI_CS0_L	43	
		SPI_45S	SPI	SPI_SMC_CLK	41	42
		SPI_45S	SPI	SPI_SMC_MOSI	41	42
		SPI_45S	SPI	SPI_SMC_MISO	41	42
		SPI_45S	SPI	SPI_SMC_CS_L	41	42
		SPI_45S	SPI	SPI_MLB_CLK	42	43 50
		SPI_45S	SPI	SPI_MLB_MOSI	42	43 50
		SPI_45S	SPI	SPI_MLB_MISO	42	43 50
		SPI_45S	SPI	SPI_MLB_CS_L	42	43 50
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P	6	37
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N	6	37
		PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P	16	37
		PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N	16	37
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P	6	16 37
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N	6	16 37
	PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P	6	16 37
	PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N	6	16 37
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>	34	
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>	8	34
		PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>	8	34
		PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>	8	34
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>	8	34
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>	8	34
		PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>	34	
		PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>	34	
	PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P	16	34
	PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N	16	34
		CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P	8	16
		CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N	8	16
	XDP_TDI	PCH_45S	PCH_TTP	XDP_PCH_TDI	16	23
	XDP_TDO	PCH_45S	PCH_TTP	XDP_PCH_TDO	16	23
	XDP_TMS	PCH_45S	PCH_TTP	XDP_PCH_TMS	16	23
	XDP_TCK	PCH_45S	PCH_TTP	XDP_PCH_TCK	16	23

Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK0_ML_P<3..0>	34
	DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK0_ML_N<3..0>	34
		DP_80D	DP_TX	DP_TBTSNK0_ML_C_P<3..0>	8 34
		DP_80D	DP_TX	DP_TBTSNK0_ML_C_N<3..0>	8 34
	DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_P	34
	DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_N	34
		DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_C_P	8 34
		DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_C_N	8 34
	DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK1_ML_P<3..0>	34
	DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK1_ML_N<3..0>	34
		DP_80D	DP_TX	DP_TBTSNK1_ML_C_P<3..0>	8 34
		DP_80D	DP_TX	DP_TBTSNK1_ML_C_N<3..0>	8 34
	DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_P	34
	DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_N	34
		DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_C_P	8 34
		DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_C_N	8 34

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	<u>SYSCLK_CLK32K_RTC</u>	<u>CLK_SLOW_45S</u>	<u>CLK_SLOW</u>	<u>SYSCLK_CLK32K_RTC</u> 16 25
	<u>SYSCLK_CLK25M_SB</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_SB</u> 16 25
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_SB_R</u> 16
	<u>SYSCLK_CLK25M_TBT</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_TBT</u> 25 34
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_TBT_R</u> 34
	<u>SYSCLK_CLK25M_XTAL</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X1</u> 25
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X2</u> 25
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X2_R</u> 25

J11/J13 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2,ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3,ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4,ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2,ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3,ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4,ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_ROLE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2,ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3,ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4,ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2,ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3,ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4,ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL2,ISL11	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL3,ISL10	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL4,ISL9	Y	0.114 MM	0.114 MM		0.150 MM	0.150 MM
72_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3,ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4,ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SYNC MASTER=J13 CONSTRAINTS	SYNC DATE=01/11/2012																		
PAGE TITLE																			
PCB Rule Definitions																			
 Apple Inc.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; padding: 5px;">DRAWING NUMBER</td> <td style="width: 50%; padding: 5px;">SIZE</td> </tr> <tr> <td style="text-align: center; padding: 5px;">0519277</td> <td style="text-align: center; padding: 5px;">D</td> </tr> <tr> <td colspan="2" style="padding: 5px;">REVISION</td> </tr> <tr> <td colspan="2" style="text-align: center; padding: 5px;">2.8.0</td> </tr> <tr> <td colspan="2" style="padding: 5px;">BRANCH</td> </tr> <tr> <td colspan="2" style="padding: 5px;">PAGE</td> </tr> <tr> <td colspan="2" style="text-align: center; padding: 5px;">109 OF 109</td> </tr> <tr> <td colspan="2" style="padding: 5px;">SHEET</td> </tr> <tr> <td colspan="2" style="text-align: center; padding: 5px;">73 OF 73</td> </tr> </table>	DRAWING NUMBER	SIZE	0519277	D	REVISION		2.8.0		BRANCH		PAGE		109 OF 109		SHEET		73 OF 73	
DRAWING NUMBER	SIZE																		
0519277	D																		
REVISION																			
2.8.0																			
BRANCH																			
PAGE																			
109 OF 109																			
SHEET																			
73 OF 73																			