




PCB P/N:15-F63-011000

|      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
|------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| PAGE | 1        | 2        | 3        | 4        | 5        | 6        | 7        | 8        | 9        | 10       | 11       | 12       | 13       | 14       | 15       | 16       | 17       | 18       |
| REV  | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      |
| DATE | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 |

|      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |    |    |  |  |
|------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----|----|--|--|
| PAGE | 19       | 20       | 21       | 22       | 23       | 24       | 25       | 26       | 27       | 28       | 29       | 30       | 31       | 32       | 33 | 34 |  |  |
| REV  | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      | 1.0      |    |    |  |  |
| DATE | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 | 06/24/05 |    |    |  |  |

Approved by

Checked by

Designed by

Elitegroup Computer Systems

223 BLOCK DIAGRAM

Document Number

223-1-4-01

File

Size

A2

Date

Friday, June 24, 2005

Sheet

1


of


32





Rev


1.0


P. Leader













/RMD[0:63] 9.10  
/RDQS[0:7] 9.10  
/RDM[0:7] 9.10

MA\_DAT3 RP5A 8 1 10 8P4R 0402 /RMD3  
MA\_DAT6 RP5B 7 2 10 8P4R 0402 /RMD6  
MA\_DAT7 RP5C 6 3 10 8P4R 0402 /RMD7  
MA\_DAT13 RP5D 5 4 10 8P4R 0402 /RMD13

MA\_DAT5 RP8A 8 1 10 8P4R 0402 /RMD5  
MA\_DAT1 RP8B 7 2 10 8P4R 0402 /RMD1  
MA\_DAT1 RP8C 6 3 10 8P4R 0402 /RMD1  
MA\_DAT0 RP8D 5 4 10 8P4R 0402 /RMD0

MA\_DAT42 RP13A 8 1 10 8P4R 0402 /RMD42  
MA\_DAT13 RP13B 7 2 10 8P4R 0402 /RMD13  
MA\_DAT47 RP13C 6 3 10 8P4R 0402 /RMD47  
MA\_DAT44 RP13D 5 4 10 8P4R 0402 /RMD44

MA\_DAT11 RP3A 8 1 10 8P4R 0402 /RMD11  
MA\_DAT14 RP3B 7 2 10 8P4R 0402 /RMD14  
MA\_DAT15 RP3C 6 3 10 8P4R 0402 /RMD15  
MA\_DAT8 RP3D 5 4 10 8P4R 0402 /RMD8

MA\_DAT41 RP18A 8 1 10 8P4R 0402 /RMD41  
MA\_DAT15 RP18B 7 2 10 8P4R 0402 /RMD15  
MA\_DAT40 RP18C 6 3 10 8P4R 0402 /RMD40  
MA\_DAT46 RP18D 5 4 10 8P4R 0402 /RMD46

MA\_DAT51 RP15A 8 1 10 8P4R 0402 /RMD51  
MA\_DAT50 RP15B 7 2 10 8P4R 0402 /RMD50  
MA\_DAT53 RP15C 6 3 10 8P4R 0402 /RMD53  
MA\_DAT48 RP15D 5 4 10 8P4R 0402 /RMD48

MA\_DAT7 RP4A 8 1 10 8P4R 0402 /RMD7  
MA\_DAT9 RP4B 7 2 10 8P4R 0402 /RMD9  
MA\_DAT15 RP4C 6 3 10 8P4R 0402 /RMD15  
MA\_DAT10 RP4D 5 4 10 8P4R 0402 /RMD10

MA\_DAT55 RP14A 8 1 10 8P4R 0402 /RMD55  
M\_DQS6 RP14B 7 2 10 8P4R 0402 /RDQS6  
MA\_DAT49 RP14C 6 3 10 8P4R 0402 /RMD49  
MA\_DAT52 RP14D 5 4 10 8P4R 0402 /RMD52

MA\_DAT20 RP7A 8 1 10 8P4R 0402 /RMD20  
MA\_DAT11 RP7B 7 2 10 8P4R 0402 /RMD11  
MA\_DAT15 RP7C 6 3 10 8P4R 0402 /RMD15  
MA\_DAT19 RP7D 5 4 10 8P4R 0402 /RMD19

M\_DQS7 RP16A 8 1 10 8P4R 0402 /RDQS7  
MA\_DAT56 RP16B 7 2 10 8P4R 0402 /RMD56  
MA\_DAT60 RP16C 6 3 10 8P4R 0402 /RMD60  
MA\_DAT54 RP16D 5 4 10 8P4R 0402 /RMD54

MA\_DAT23 RP6A 8 1 10 8P4R 0402 /RMD23  
MA\_DAT21 RP6B 7 2 10 8P4R 0402 /RMD21  
MA\_DAT22 RP6C 6 3 10 8P4R 0402 /RMD22  
MA\_DAT16 RP6D 5 4 10 8P4R 0402 /RMD16

MA\_DAT63 RP20A 8 1 10 8P4R 0402 /RMD63  
MA\_DAT62 RP20B 7 2 10 8P4R 0402 /RMD62  
M\_DM7 RP20C 6 3 10 8P4R 0402 /RDM7  
MA\_DAT57 RP20D 5 4 10 8P4R 0402 /RMD57

MA\_DAT24 RP12A 8 1 10 8P4R 0402 /RMD24  
MA\_DAT25 RP12B 7 2 10 8P4R 0402 /RMD25  
MA\_DAT25 RP12C 6 3 10 8P4R 0402 /RMD25  
MA\_DAT26 RP12D 5 4 10 8P4R 0402 /RMD26

MA\_DAT61 RP19A 8 1 10 8P4R 0402 /RMD61  
M\_DM6 RP19B 7 2 10 8P4R 0402 /RDM6  
MA\_DAT58 RP19C 6 3 10 8P4R 0402 /RMD58  
MA\_DAT59 RP19D 5 4 10 8P4R 0402 /RMD59

MA\_DAT30 RP10A 8 1 10 8P4R 0402 /RMD30  
MA\_DAT31 RP10B 7 2 10 8P4R 0402 /RMD31  
MA\_DAT27 RP10C 6 3 10 8P4R 0402 /RMD27  
MA\_DAT30 RP10D 5 4 10 8P4R 0402 /RMD30

/RDQS0 R28A 1 2 10 0402 M\_DQS0  
/RDQS1 R312 1 2 10 0402 M\_DQS1  
/RDQS2 R386 1 2 10 0402 M\_DQS2  
/RDQS3 R321 1 2 10 0402 M\_DQS3  
/RDQS4 R326 1 2 10 0402 M\_DQS4  
/RDQS5 R328 1 2 10 0402 M\_DQS5

MA\_DAT32 RP17A 8 1 10 8P4R 0402 /RMD32  
MA\_DAT35 RP17B 7 2 10 8P4R 0402 /RMD35  
MA\_DAT38 RP17C 6 3 10 8P4R 0402 /RMD38  
MA\_DAT39 RP17D 5 4 10 8P4R 0402 /RMD39

/RDM0 R310 1 2 10 0402 M\_DM0  
/RDM1 R315 1 2 10 0402 M\_DM1  
/RDM2 R297 1 2 10 0402 M\_DM2  
/RDM3 R285 1 2 10 0402 M\_DM3  
/RDM4 R286 1 2 10 0402 M\_DM4  
/RDM5 R329 1 2 10 0402 M\_DM5


MA\_DAT35 RP11A 8 1 10 8P4R 0402 /RMD35  
MA\_DAT34 RP11B 7 2 10 8P4R 0402 /RMD34  
MA\_DAT37 RP11C 6 3 10 8P4R 0402 /RMD37  
MA\_DAT36 RP11D 5 4 10 8P4R 0402 /RMD36



















| FS_A | FS_B | FS_C | CPU_MHz |
|------|------|------|---------|
| 1    | 0    | 1    | 100.00  |
| 1    | 0    | 0    | 133.33  |
| 1    | 1    | 1    | 200.00  |
| 1    | 1    | 0    | 166.66  |
| 0    | 0    | 1    | 333.33  |
| 0    | 0    | 0    | 266.66  |
| 0    | 1    | 1    | 400.00  |
| 0    | 1    | 0    | 200.00  |



































POWER trace above 80 mils









## R240 CLOSE TO RICOH R5C841



Close to R5C841




R5C841\_CSP208



Close to CN13

AA16 is critical signal  
R241 close to chip



CAVPP OUTPUT STATE

| AVPPD0 | AVPPD1 | OUTPUT     |
|--------|--------|------------|
| H      | L      | CAVPP(12V) |
| L      | H      | AVCC       |

CAVCC OUTPUT STATE

| AVCC5- | AVCC3- | OUTPUT |
|--------|--------|--------|
| H      | L      | 3.3V   |
| L      | H      | 5V     |

Elitegroup Computer Systems

Title

**223 R5C841 CARDBUS/CARDREADER**

Size B


Document Number



**223-1-4-01**

Date: Friday, June 24, 2005

Sheet 18 of 32

Rev 1.0







```

TOYAL      : 2W
+5V        : 100mA
3.3VAUX    : 5/200/375mA
VCC5A      : 100mA








```

FOR G223 :  
PHONE AND MONO\_OUT NOT USE















CHANGE VCCBAT TO EC VCC FOR LEAKAGE VOLTAGE V.C(2005/3/9)


| CARD READER EC FUNCTION TABLE |    |    |    |         |
|-------------------------------|----|----|----|---------|
|                               | XD | SD | MS | NO CARD |
| MDIO0 (IN)                    | L  | L  | H  | H       |
| MDIO1 (IN)                    | L  | H  | L  | H       |
| XD_PWR_EN (OUT)               | H  | L  | L  | L       |
| SD_WP (OUT)                   | L  | H  | L  | L       |

File: 223 KBC ENE3910  
Size: 223-1-4-01  
Date: Friday, June 24, 2005  
Sheet: 23 of 32














www.kythuatvithinh.com














DIMM\_2.5V SUPPLY 3.5A & VTT1.25V 1A FOR DDR











223 History List

A4 Stage V.A  
1.Initial (2005/1/20)

A4 Stage V.B  
1.Change the DMI bus error TX-RX(2005/2/5)  
2.MODIFY SB\_MUTE FROM GPI31 TO GPO19 (2005/2/15)  
3.MODIFY P\_ID1 FROM GPI12 TO GPIO33 (2005/2/15)  
4.ADD R483 FOR PCI-EXPRESS WEAK (2005/2/15)  
5.CHANGR THE USB BUS FOR NET WRONG(2005/2/5)  
6.ADD 10K ohm for IMVPOK OC issue (2005/2/5)  
7.ADD R481 FOR INTERNAL REGULATOR 1.5V (2005/2/15)

A4 Stage V.C  
1.Change the SB power net 3.3V\_ICH(2005/3/7)

A4 stage V.D  
1.U27 from RTL8100 10/100 LAN change to BCM5789 for GIGA LAN.  
2.ADD R528,R529 33\_1%\_0402  
R526,R527 49.9\_1%\_0402  
C683,C684 0.1uF\_0402  
R533~R540 0\_0402 FOR GIGA LAN.

3.ADD R530 1K\_0402 FOR PCIE\_WAKE-.  
4.ADD R492,R426 NC FOR INTVRMEN REGULATOR DISABLE.  
5.ADD R132,R531 FOR VCC\_DIMM CIRCUIT LIMIT-  
V.D 050412  
6.ADD C274 47uF/6.3V\_SP  
FOR-V.D 050412

A5 stage V1.0  
1.Del Z3,Z4,Z5,Z7.  
2.R457,R464 from 20K change to 22K.  
3.SB GPIO[34] add test pad.