


LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

[illegible]

 PROJECT : CT1 Quanta Computer Inc.		
Size Custom	Document Number BLOCK DIAGRAM	Rev 1/A
Date: Wednesday, April 14, 2004		Sheet 1 of 38

CLK GEN

S2	S1	S0	CPU	3V66[0..4]	3V66_5/66IN
1	0	0	66	66IN	66 Input
1	0	1	100	66IN	66 Input
1	1	0	200	66IN	66 Input
1	1	1	133	66IN	66 Input
0	0	0	66	66	66 Input
0	0	1	100	66	66 Input
0	1	0	200	66	66 Input
0	1	1	133	66	66 Input




internal pull-up pin 6,FS_IN1	internal pull-down pin 5,FS_IN0MHz		SPREAD%
0	0	14M in 48M out	-1.0% down sprd
0	1	14M in 66M out	-1.0% down sprd
1	0	48M in/out, 66M in/out	-1.0% down sprd
1	1	48M in/out, 66M in/out	+1.0% down center

PROJECT : CT1
Quanta Computer Inc.


Size: Custom Document Number: **CLOCK GENERATOR** Rev: 1A

Date: Wednesday, April 14, 2004 Sheet: 2 of 38






ICH4-M 1/3 (CPU, PCI, IDE)



ICH4-M

ICH4-M





ICH4-M 2/3 (USB, HUB LINK, LPC&FWH, AC97, SM, PM, MISC&GPIO, LAN)

PROJECT : CT1
Quanta Computer Inc.


Size	Document Number	Rev
Custom	ICH4-M USB, HUB & LPC INTERFACE	1A
Date	Wednesday, April 14, 2004	Sheet 9 of 38


ICH4-M 3/3 (PWR, GND)





PROJECT : CT1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ICH4-M (POWER&GND)	1A
Date:	Wednesday, April 14, 2004	Sheet 10 of 38










CardBus Connector



U21-3	VCCB	D19	X
	VCCB	K19	X
B_CAD31/B_D10	B15	X	
B_CAD30/B_D9	A16	X	
B_CAD29/B_D1	B16	X	
B_CAD28/B_D8	C17	X	
B_CAD27/B_D0	D17	X	
B_CAD26/B_A0	C19	X	
B_CAD25/B_A1	D18	X	
B_CAD24/B_A2	E17	X	
B_CAD23/B_A3	E19	X	
B_CAD22/B_A4	G15	X	
B_CAD21/B_A5	F18	X	
B_CAD20/B_A6	H14	X	
B_CAD19/B_A25	H15	X	
B_CAD18/B_A7	K17	X	
B_CAD17/B_A24	L13	X	
B_CAD16/B_A17	K18	X	
B_CAD15/B_IOWR	L15	X	
B_CAD14/B_A8	L17	X	
B_CAD13/B_IORD	L18	X	
B_CAD12/B_A11	L19	X	
B_CAD11/B_OE	M17	X	
B_CAD10/B_CE2	M14	X	
B_CAD9/B_A10	M15	X	
B_CAD8/B_D15	N19	X	
B_CAD7/B_D7	N18	X	
B_CAD6/B_D13	N15	X	
B_CAD5/B_D6	M13	X	
B_CAD4/B_D12	P18	X	
B_CAD3/B_D5	P17	X	
B_CAD2/B_D11	P19	X	
B_CAD1/B_D4	F15	X	
B_CAD0/B_D3	G14	X	
B_CCBE3/B_REG	K14	X	
B_CCBE2/B_A12	M18	X	
B_CCBE1/B_A8	K13	X	
B_CCBE0/B_CE1	G19	X	
B_CPAR/B_A13	H17	X	
B_CFRAME/B_A23	J13	X	
B_CTRDY/B_A22	J17	X	
B_CIRDY/B_A15	H19	X	
B_CSTOP/B_A20	J19	X	
B_CDEVSL/B_A21	J18	X	
B_CBLOCK/B_A19	B18	X	
B_CPERR/B_A14	F18	X	
B_CSERR/B_WAIT	J15	X	
B_CREQ/B_INPACK	F14	X	
B_CGNT/B_WE	H18	X	
B_CSTSCHG/B_VPD1(STSCHG/R)	B19	X	
B_CCLKRUN/B_WP(IOIS16)	F17	X	
B_CCLK/B_A16	C17	X	
B_CINT/B_READY(REQ)	N13	X	
B_CRST/B_RESET	B17	X	
B_CAUDIO/B_BVD2(SPKR)	C18	X	
B_CCD1/B_CD1	F19	X	
B_CCD2/B_CD2	N17	X	
B_CVS1/B_VS1	A15	X	
B_CVS2/B_VS2	K15	X	
B_RSVD/B_D14			
B_RSVD/B_D2			
B_RSVD/B_A18			

PCI7411GHK

U21-2	VCCA	A5	X
	VCCA	A11	X
A_CAD31/A_D10	D1	A_D10	
A_CAD30/A_D9	C1	A_D9	
A_CAD29/A_D1	D3	A_D1	
A_CAD28/A_D8	C2	A_D8	
A_CAD27/A_D0	B4	A_D0	
A_CAD26/A_A0	A4	A_A1	
A_CAD25/A_A1	E6	A_A2	
A_CAD24/A_A2	B5	A_A3	
A_CAD23/A_A3	C6	A_A4	
A_CAD22/A_A4	B6	A_A5	
A_CAD21/A_A5	G9	A_A6	
A_CAD20/A_A6	C7	A_A25	
A_CAD19/A_A25	B7	A_A7	
A_CAD18/A_A7	A7	A_A24	
A_CAD17/A_A24	A10	A_A17	
A_CAD16/A_A17	E11	A_IOWR#	
A_CAD15/A_IOWR	G11	A_A9	
A_CAD14/A_A8	C11	A_IORD#	
A_CAD13/A_IORD	B11	A_A11	
A_CAD12/A_A11	C12	A_OE#	
A_CAD11/A_OE	B12	A_CE2#	
A_CAD10/A_CE2	A12	A_A10	
A_CAD9/A_A10	E12	A_D13	
A_CAD8/A_D15	C13	A_D7	
A_CAD7/A_D7	F12	A_D13	
A_CAD6/A_D13	A13	A_D6	
A_CAD5/A_D6	C14	A_D12	
A_CAD4/A_D12	M13	A_D5	
A_CAD3/A_D5	A14	A_D11	
A_CAD2/A_D11	B14	A_D4	
A_CAD1/A_D4	E14	A_D3	
A_CAD0/A_D3	C5	A_REG#	
A_CCBE3/A_REG	F9	A_A12	
A_CCBE2/A_A12	B10	A_A8	
A_CCBE1/A_A8	G12	A_CE1#	
A_CCBE0/A_CE1	G10	A_A13	
A_CPAR/A_A13	C8	A_A23	
A_CFRAME/A_A23	A8	A_A22	
A_CTRDY/A_A22	B8	A_A15	
A_CIRDY/A_A15	A9	A_A20	
A_CSTOP/A_A20	C9	A_A21	
A_CDEVSL/A_A21	E10	A_A19	
A_CBLOCK/A_A19	F10	A_A14	
A_CPERR/A_A14	B3	A_WAIT#	
A_CSERR/A_WAIT	E7	A_INPACK#	
A_CREQ/A_INPACK	B9	A_WE#	
A_CGNT/A_WE	B2	A_STSCHG_P	
A_CSTSCHG/A_VPD1(STSCHG/R)	C3	A_IOIS16#	
A_CCLKRUN/A_WP(IOIS16)	E9	A_A16	
A_CCLK/A_A16	C4	A_IREQ#	
A_CINT/A_READY(REQ)	A6	A_RESET	
A_CRST/A_RESET	A2	A_SPKR_P	
A_CAUDIO/A_BVD2(SPKR)	C15	A_CD1#	
A_CCD1/A_CD1	F5	A_CD2#	
A_CCD2/A_CD2	A3	A_VS1#	
A_CVS1/A_VS1	E8	A_VS2#	
A_CVS2/A_VS2	B13	A_D14	
A_RSVD/A_D14	D2	A_D2	
A_RSVD/A_D2	C10	A_A18	
A_RSVD/A_A18			

PCI7411GHK

A_D3	2	SKTAA0D0/D3
A_D4	3	SKTAA0D1/D4
A_D11	37	SKTAA0D2/D11
A_D5	4	SKTAD3/D5
A_D12	38	SKTAD4/D12
A_D6	5	SKTAD5/D6
A_D13	39	SKTAD6/D13
A_D7	6	SKTAD7/D7
A_D15	41	SKTAD8/D15
A_A6	9	SKTAD9/A6
A_CE2#	42	SKTAA0D10/CE2#
A_OE#	9	SKTAA0D11/OE#
A_A11	10	SKTAA0D12/A11
A_IORD#	44	SKTAA0D13/IORD#
A_A9	45	SKTAA0D14/A9
A_IOWR#	46	SKTAA0D15/IOWR#
A_A7	55	SKTAA0D16/A7
A_A25	56	SKTAA0D17/A25
A_A6	23	SKTAA0D18/A6
A_A4	24	SKTAA0D19/A4
A_A3	26	SKTAA0D20/A3
A_A2	27	SKTAA0D21/A2
A_A0	28	SKTAA0D22/A0
A_D0	30	SKTAA0D23/D0
A_D8	64	SKTAA0D24/D8
A_D1	31	SKTAA0D25/D1
A_D9	65	SKTAA0D26/D9
A_D10	66	SKTAA0D27/D10
A_CE1#	7	SKTACBE0/CE1#
A_A8	12	SKTACBE1/A8
A_A12	21	SKTACBE2/A12
A_REG#	61	SKTACBE3/REG#
A_A23	19	SKTAPCLK/A16
A_A15	20	SKTAPFRAME/A23
A_A22	53	SKTATRDY/A15
A_A21	50	SKTATRDY/A22
A_A20	49	SKTADDEVSL/A21
A_A13	13	SKTASTOP/A20
A_A14	14	SKTAPERR/A13
A_WAIT#	59	SKTAPERERR/A14
A_INPACK#	60	SKTASERRR/WAIT#
A_WE#	15	SKTAGNT/WE#
A_A19	48	SKTAINTRDY
A_IOIS16#	33	SKTALOCK/A19
A_RESET	58	SKTACLKRUN/WP
A_D14	40	SKTARST/RESET
A_SPKR_P	62	SKTARSDVD/D14
A_STSCHG_P	63	SKTARSDVD/A18
A_D2	32	SKTAVS1/VS1#
		SKTAVS2/VS2#
		SKTACD1/CD1#
		SKTACD2/CD2#
		SKTAAUDIO/BVD2
		SKTARSDVD/D2

CN6

SKTAVCC1	17	A_VCC
SKTAVCC2	51	
SKTAVPP1	18	AVPP
SKTAVPP2	52	
GND1	1	
GND2	34	
GND3	35	
GND4	68	
GND5	69	
GND6	70	
GND7	72	
GND8	73	
GND9	74	
GND10	75	
GND11	76	
GND12	77	
GND13	78	
GND14	79	
GND15	80	
GND16	81	
GND17	82	
GND18	83	
GND19	84	
GND20	85	
GND21	86	
GND22	87	
GND	88	

CARDBUS SLOT

FOX=WZ21131-G2




PROJECT : CT1



Quanta Computer Inc.

Size	Document Number	Rev
Custom		1A
Date:	Wednesday, April 14, 2004	Sheet 16 of 38

CardBus




CARD POWER CONTROL




5 IN1 CARD READER


IEEE 1394a




IEEE 1394 CONNECTOR




USB 1




USB 2




The AMC20493-001 modem is used for mother board family MBAMC20493-010.



PC SPEAKER




FROM CD-ROM




 PROJECT : CT1 Quanta Computer Inc.		
Size	Document Number	Rev
	AMC97 CODEC	1A
Date:	Wednesday, April 14, 2004	Sheet 20 of 38

AUDIO AMPLIFIER




SPEAKER OUT




0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(inv)
0	0	0	6 dB
0	1	0	10 dB
1	0	0	15.6 dB
1	1	0	21.6 dB
X	X	1	4.1 dB




2ND HEADPHONE OUT



MICROPHONE



HEADPHONE OUT




	PAVILION	PRESARIO
R151	✓	✗
R398	✗	✓





PROJECT : CT1
Quanta Computer Inc.

Size	Document Number	R
	AUDIO AMP_ TI-TPA0312	
Date:	Wednesday, April 14, 2004	Sheet 21 of 38







Touchpad control




LED HSMD-C170 ORANGE




LED HSMB-C172 BLUE



LED HSMD-C110 ORANGE




LED HSMD-C112 BLUE



REV.B: LED7 AND LED8 SWAP


8Mbit (1M Byte), TSSOP40



AMD :Pin 10 is RESET# ; Pin12 is RY/BY#
SST :Pin10,12 are NC

- 1.AMD-29LV081B require MAX 500nS Tready for it's hardware reset.And MAX6326 _UR29 has >100mS reset timing.So we can tie it's reset# pin to +3VALW directly.
- 2.SIO has internal 20 mS delay of VCC1_PWROK

4Mbit (512k Byte), TSSOP32




PROJECT : CT1









Quanta Computer Inc.

Size B	Document Number	Rev 1A
Date: Wednesday, April 14, 2004		Sheet 26 of 38

KBC-NS87551L





CD-ROM




PROJECT : CT1
Quanta Computer Inc.


Size	Document Number	Rev
Custom	HDD&ODD CONN.	1A
Date:	Wednesday, April 14, 2004	Sheet 28 of 38








TOUCH PAD CONNECTOR




CHECK PIN DEFINE


KEYBOARD CONNECTOR



AV BOARD




POWER BOARD



MX0	MX1	MX2	MX3	MX4	MX5	MX6	MX7
BACK	PLAY/PAUSE	FORWARE	STOP	VOL UP	MUTE	VOL DN	WIRELESS

DAUGHTER BOARD








TOP VIEW



PROJECT : CT1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	MDC	1A
Date:	Wednesday, April 14, 2004	Sheet 32 of 38





		PROJECT : CT1	
		Quanta Computer Inc.	
Size	Document Number	DISCHARGE	
Custom			
Date:	Wednesday, April 14, 2004	Sheet	35 of 38
			Rev 3A

