


JV50-TR_8VRAM Block Diagram


Project code: 91.4FN01.001
PCB P/N : 48.4FN02.001
REVISION : 09927-1



JV50-TR8


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


BLOCK DIAGRAM		
Title	Document Number	Rev
A3	JV50-TR8	-1
Date: Monday, October 05, 2009	Sheet 1 of 63	



JV50-TR8

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB/PCIE Routing		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date:	Monday, October 05, 2009	Sheet 2 of 63






State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V

SKT-CPU638P,DANUB
62.10055.111
2ND = 62.10055.251
SKT - BGA638H176


JV50-TR8

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU HT LINK I/F (1/4)			
Size	Document Number	Rev	
A3	JV50-TR8	-1	
Date:	Monday, October 26, 2009	Sheet	4 of 63

The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=FAN



HDT Connectors



JV50-TR8

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU_Control&Debug_(3/4)
-------	------------------------------------



Size A3	Document Number JV50-TR8	Rev -1
Date: Monday, October 26, 2009	Sheet 6 of 63	





Sheet 12 of 63


PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB710



JV50-TR8

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS

TPAD14-GP	TP137	PCI_AD23	11
TPAD14-GP	TP136	PCI_AD24	11
TPAD14-GP	TP195	PCI_AD25	11
TPAD14-GP	TP135	PCI_AD26	11
TPAD14-GP	TP134	PCI_AD27	11
TPAD14-GP	TP133	PCI_AD28	11
TPAD14-GP	TP130	PCI_AD29	11
TPAD14-GP	TP129	PCI_AD30	11

	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM DEFAULT L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

JV50-TR8


5.18 MEM_MB_ADD0 >>> 102 A0
5.18 MEM_MB_ADD1 >>> 101 A1
5.18 MEM_MB_ADD2 >>> 100 A2
5.18 MEM_MB_ADD3 >>> 99 A3
5.18 MEM_MB_ADD4 >>> 98 A4
5.18 MEM_MB_ADD5 >>> 97 A5
5.18 MEM_MB_ADD6 >>> 96 A6
5.18 MEM_MB_ADD7 >>> 95 A7
5.18 MEM_MB_ADD8 >>> 94 A8
5.18 MEM_MB_ADD9 >>> 93 A9
5.18 MEM_MB_ADD10 >>> 105 A10/AP
5.18 MEM_MB_ADD11 >>> 90 A11
5.18 MEM_MB_ADD12 >>> 89 A12
5.18 MEM_MB_ADD13 >>> 116 A13
5.18 MEM_MB_ADD14 >>> 86 A14
5.18 MEM_MB_ADD15 >>> 84 A15
5.18 MEM_MB_BANK2 >>> 107 BA0
5.18 MEM_MB_BANK0 >>> 106 BA1
5.18 MEM_MB_BANK1 >>> 106 BA1

5 MEM_MB_DATA0 >>> 5 DQ0
5 MEM_MB_DATA1 >>> 7 DQ1
5 MEM_MB_DATA2 >>> 17 DQ2
5 MEM_MB_DATA3 >>> 19 DQ3
5 MEM_MB_DATA4 >>> 4 DQ4
5 MEM_MB_DATA5 >>> 6 DQ5
5 MEM_MB_DATA6 >>> 14 DQ6
5 MEM_MB_DATA7 >>> 16 DQ7
5 MEM_MB_DATA8 >>> 23 DQ8
5 MEM_MB_DATA9 >>> 25 DQ9
5 MEM_MB_DATA10 >>> 35 DQ10
5 MEM_MB_DATA11 >>> 37 DQ11
5 MEM_MB_DATA12 >>> 20 DQ12
5 MEM_MB_DATA13 >>> 22 DQ13
5 MEM_MB_DATA14 >>> 36 DQ14
5 MEM_MB_DATA15 >>> 38 DQ15
5 MEM_MB_DATA16 >>> 43 DQ16
5 MEM_MB_DATA17 >>> 45 DQ17
5 MEM_MB_DATA18 >>> 55 DQ18
5 MEM_MB_DATA19 >>> 57 DQ19
5 MEM_MB_DATA20 >>> 44 DQ20
5 MEM_MB_DATA21 >>> 46 DQ21
5 MEM_MB_DATA22 >>> 58 DQ22
5 MEM_MB_DATA23 >>> 61 DQ23
5 MEM_MB_DATA24 >>> 58 DQ24
5 MEM_MB_DATA25 >>> 63 DQ25
5 MEM_MB_DATA26 >>> 73 DQ26
5 MEM_MB_DATA27 >>> 75 DQ27
5 MEM_MB_DATA28 >>> 62 DQ28
5 MEM_MB_DATA29 >>> 64 DQ29
5 MEM_MB_DATA30 >>> 76 DQ30
5 MEM_MB_DATA31 >>> 76 DQ31
5 MEM_MB_DATA32 >>> 123 DQ32
5 MEM_MB_DATA33 >>> 125 DQ33
5 MEM_MB_DATA34 >>> 135 DQ34
5 MEM_MB_DATA35 >>> 137 DQ35
5 MEM_MB_DATA36 >>> 124 DQ36
5 MEM_MB_DATA37 >>> 126 DQ37
5 MEM_MB_DATA38 >>> 134 DQ38
5 MEM_MB_DATA39 >>> 136 DQ39
5 MEM_MB_DATA40 >>> 141 DQ40
5 MEM_MB_DATA41 >>> 143 DQ41
5 MEM_MB_DATA42 >>> 151 DQ42
5 MEM_MB_DATA43 >>> 153 DQ43
5 MEM_MB_DATA44 >>> 140 DQ44
5 MEM_MB_DATA45 >>> 142 DQ45
5 MEM_MB_DATA46 >>> 152 DQ46
5 MEM_MB_DATA47 >>> 154 DQ47
5 MEM_MB_DATA48 >>> 157 DQ48
5 MEM_MB_DATA49 >>> 159 DQ49
5 MEM_MB_DATA50 >>> 173 DQ50
5 MEM_MB_DATA51 >>> 175 DQ51
5 MEM_MB_DATA52 >>> 158 DQ52
5 MEM_MB_DATA53 >>> 160 DQ53
5 MEM_MB_DATA54 >>> 174 DQ54
5 MEM_MB_DATA55 >>> 176 DQ55
5 MEM_MB_DATA56 >>> 179 DQ56
5 MEM_MB_DATA57 >>> 181 DQ57
5 MEM_MB_DATA58 >>> 189 DQ58
5 MEM_MB_DATA59 >>> 191 DQ59
5 MEM_MB_DATA60 >>> 180 DQ60
5 MEM_MB_DATA61 >>> 182 DQ61
5 MEM_MB_DATA62 >>> 192 DQ62
5 MEM_MB_DATA63 >>> 194 DQ63

5 MEM_MB_DQS0_N >>> 110 DQS0#
5 MEM_MB_DQS1_N >>> 29 DQS1#
5 MEM_MB_DQS2_N >>> 49 DQS2#
5 MEM_MB_DQS3_N >>> 68 DQS3#
5 MEM_MB_DQS4_N >>> 129 DQS4#
5 MEM_MB_DQS5_N >>> 146 DQS5#
5 MEM_MB_DQS6_N >>> 167 DQS6#
5 MEM_MB_DQS7_N >>> 186 DQS7#


5 MEM_MB_DQS0_P >>> 13 DQS0
5 MEM_MB_DQS1_P >>> 31 DQS1
5 MEM_MB_DQS2_P >>> 51 DQS2
5 MEM_MB_DQS3_P >>> 70 DQS3
5 MEM_MB_DQS4_P >>> 131 DQS4
5 MEM_MB_DQS5_P >>> 148 DQS5
5 MEM_MB_DQS6_P >>> 169 DQS6
5 MEM_MB_DQS7_P >>> 188 DQS7

5.18 MEM_MB0_ODT0 >>> 114 OTD0
5.18 MEM_MB0_ODT1 >>> 119 OTD1




Place C2.2uF and 0.1uF < 500mils from DDR connector

NORMAL TYPE



(A2)



DDR2-200P22-GP-U3 62.10017.A61

2ND = 62.10017.A51 3RD = 62.10017.G71

HI 9.2mm


1ST change to 62.10017.E21

JV50-TR8

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DDR SO-DIMM SKT 2	
Size	Document Number
Custom	JV50-TR8
Date: Monday, October 26, 2009	Sheet 17 of 63
Rev -1	


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3





JV50-TR8


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date:	Monday, October 26, 2009	Sheet 18 of 63



for TR




CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND



CRT I/F & CONNECTOR



DDC_CLK & DATA level shift





JV50-TR8



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size	Document Number	Rev
	JV50-TR8	-1
Date: Monday, October 26, 2009	Sheet 20 of 63	

SATA Connector




SATA ODD Connector









BLUETOOTH MODULE

1.5A / High Active Voltage 2V




JV50-TR8










LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+Tx- are pairs. Rx+Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers







Internal Speaker

29 SPKR_L- <>> SPKR_L-
29 SPKR_L+ <>> SPKR_L+
29 SPKR_R- <>> SPKR_R-
29 SPKR_R+ <>> SPKR_R+




AUD_SPDIF_OUT 1 TE14P-GP TP164
5V_SPDIF_S0 1 TE14P-GP TP158
LINEOUT_JD# 1 TE14P-GP TP154
LOUT_R+1 1 TE14P-GP TP163
LOUT_L+1 1 TE14P-GP TP155
MIC_JD# 1 TE14P-GP TP168
AUD_MICIN_R_2 1 TE14P-GP TP166
AUD_MICIN_L_2 1 TE14P-GP TP165
INT_MIC_1 1 TE14P-GP TP4
LINEIN_JD# 1 TE14P-GP TP172
LINE_IN_R_CONN 1 TE14P-GP TP171
LINE_IN_L_CONN 1 AFTE14P-GP TP170


LINE OUT




LINE IN



MIC IN



INT MIC



JV50-TR8

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO JACK

Size

Document Number

JV50-TR8

Rev

-1


Date: Monday, October 26, 2009

Sheet 30

of

63




MDC 1.5 CONN




JV50-TR8

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC			
Size	Document Number		Rev
	JV50-TR8		-1
Date:	Monday, October 26, 2009	Sheet	31 of 63


Mini Card Connector(WLAN)




Mini Card Connector(Robson2 and 3G)





Place near MINI1




NEWCARD Connector



Place them Near to Chip



Place them Near to Connector



JV50-TR8

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Title																													

NEW CARD

Size	Document Number
------	-----------------






JV50-TR8


Rev	-1
-----	----

Date: Monday, October 26, 2009



Sheet	34
-------	----

34






TOUCH PAD




Finger printer



JV50-TR8

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Touch PAD/Finger printer		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date: Monday, October 26, 2009	Sheet 38 of 63	



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAUNCH BOARD

Size

Document Number

A3

JV50-TR8


Rev

-1


Date: Monday, October 26, 2009

Sheet 39 of 63


Power Button




Beckup Button






WIRELESS Button




BT/3G Button



Cover Up Switch






T/P lock Button





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SWITCH		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date:	Monday, October 26, 2009	Sheet 40 of 63







P/H @ 1D8V_S3 PAGE




Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8205A)




DCDC 1D2V(TPS51124)




DCDC 1D8V(RT8209B)




DCDC 1D1V(TPS51124)




1D2V LDO G9161




0D9V LDO RT9026




CHARGER MAX8731



2D5V LDO R9161



1D5V LDO G9571




JV50-TR8



G957


1D5V_S0
Iomax=1A



For MINI Card.NEW Card power SW

G9161


1D2V_S5
Iomax=400mA



Place near to SB710


RT9161A

2D5V
Iomax=0.2A




Place near to CPU

Madison / M96



Now set to 1V for Madison

VO	R421	P/N
1D1V	11K5	64.11525.6DL
1V	8K2	64.82015.6DL




$$Vo = 0.8 * (1 + (R1/R2))$$


-1_20091019


JV50-TR8

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR





Check test point



Test Point放在Dimm Door打開可量測處

JV50-TR8

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size


Document Number

JV50-TR8


Rev

Date: Monday, October 26, 2009


Sheet 52 of 63




Layout notice:
It should be placed near HDMI connector




-1_20091026





For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% tx output swing 1= Full TX output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter de-emphasis Enable 0= TX de-emphasis disabled 1= TX de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	BF CLK PM EN Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
PWRCTRL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERIC		0

HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

STRAPS	PIN	DESCRIPTION
GPIO	DVPPDATA[23:20] (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

Designator	For M96-M2	For Mannheim	M92-M2
R_MEM_1	R628	4.7K	DY
R_MEM_2	R1230	0R	680R
R_MEM_3	R1269	4.7K	10K
C_MEM	C961	1nF	68pF



AMD RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
H2SYNCR, GENERIC			
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
GPIO_28_TD0, GPIO21_BB_EN			

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A 0100
256MB	x001		M25P10A 0101
512MB	x010		M25P20 0101
1GB	x		M25P40 0101
2GB	x	CH38G15 (formerly PMC)	Pm25LV512A 0100
4GB	x		Pm25LV010A 0101

DIS/UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


File
Madison Memory / Straps

Size A2 Document Number
JVT1-TR

Rev
1

Date: Wednesday, November 11, 2009
Sheet 59 of 60

GDDR3




DIS

72.41164.H0U

2ND = 72.51G63.C0U





SAMSUNG 1ST=72.41164.H0U
HYUNIX 2ND=72.51G63.C0U



DIS

72.41164.H0U

2ND = 72.51G63.C0U




JV50-TR8


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
M92 DDR3 B0		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date:	Monday, October 26, 2009	Sheet 60 of 63





GDDR3

**DIS**


72.41164.H0U
2ND = 72.51G63.C0U

**DIS**

72.41164.H0U
2ND = 72.51G63.C0U



GDDR3



JV50-TR8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			M92 DDR3 A0
Size	Document Number	Rev	
A3		JV50-TR8	
Date:	Monday, October 26, 2009	Sheet	62 of 63

GDDR3

