


OT1 BLOCK DIAGRAM



INDEX

Pg#	Description	NOTE
1	Schematic Block Diagram	
2	System Information	
3	System Power Block Diagram	
4	CLOCL GENERATOR	
5-6	Intel ULV Peutium-M / ULV Celeron-M	
7-12	Calistoga-GM	
13	DDR II SO-DIMM	
14-17	ICH7-M	
18	LCD CONNECTOR / LCD PWR	
19	MINI CARD	
20-21	CARDBUS CONTROLLER	
22	GIGA-LAN	
23-24	AUDIO CODEC / AUDIO JACK	
25	KBC	
26	CRT PORT	
27	HDD / CD-ROM	
28	USB,BLUE TOOTH,FINGER PRINT, MDC,TPM	
29	FAN,KB,LEDs,TRACK POINT	
30	POWER SEQUENCE,BIOS	
31	CABLE DOCKING	
32	DISCHARGE,+2.5V	
33	CHARGE(MAX8724/1908)	
34	SYSTEM POWER(3V/5V)	
35	SYSTEM POWER(1.8V/0.9V)	
36	SYSTEM POWER(1.05V/1.5V)	
37	CPU POWER	
38	CHANGE HISTORY	

Power & Ground

Label	ACTIVE	Description	Control Signal
VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
MBAT	S0, S3, S4, S5	MAIN BATTERY + (10~17V)	
VCCRTC	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	
+15V	S0, S3, S4, S5	+15V	
CPU_CORE	S0	CPU CORE POWER (1.25/1.15V)	VRON
+1.05V	S0	FSB POWER (1.05V)	VRON
+3V	S0		MAIND
3VSUS	S0, S3		SUSON
3V_S5	S0, S3, S4, S5		S5_ON
3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+5V	S0		MAIND
5VSUS	S0, S3		SUSON
5V_S5	S0, S3, S4, S5		S5_ON
5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+1.5V	S0		MAIND
1.5V_S5	S0, S3, S4, S5		S5_ON
1.8VSUS	S0, S3	DDR CORE POWER	SUSON
+2.5V	S0		MAINON
SMDDR_VTERM	S0	DDR COMMAND & CONTROL PULL UP POWER	MAINON
SMDDR_VREF	S0, S3	DDR REF POWER	SUSON
VDDA	S0	AUDIO ANALOG POWER (5V)	MAINON
 GND	ALL PAGES	DIGITAL GROUND	
 AGND		AUDIO GND	
 T-GND		AUDIO JACK GND	
 6260AGND		CPU ANALOG GROUND	

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT
GBIT ETHERNET	AD16	0	B
CardBus	AD25	1	C,D,E

PCB STACK UP

LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 6 : IN3
 LAYER 7 : GND
 LAYER 8 : BOT

SM BUS


DEVICE	ADDRESS	BUS
CLOCK GENERATOR	D2H	(ICH6)PCLK_SMB, PCLK_SMB
DDR II	A0H	(ICH6)PCLK_SMB, PCLK_SMB
LCD EDID	TBD	GMCH
CHARGER	16H	(KBC) MBDATA, MBCLK
CPU THERMAL SENSOR	98H	(KBC) MBDATA, MBCLK





PROJECT : OT1
Quanta Computer Inc.


Size Custom	Document Number	System Information	Rev 1A
Date: Friday, July 29, 2005	Sheet 2 of 38		


SYSTEM POWER BLOCK DIAGRAM

















AC41	VSS 0	VSS 97	AK34
AA41	VSS 1	VSS 98	AG34
W41	VSS 2	VSS 99	AE34
T41	VSS 3	VSS 100	AE34
P41	VSS 4	VSS 101	AC34
M41	VSS 5	VSS 102	C34
J41	VSS 6	VSS 103	AW33
F41	VSS 7	VSS 104	AV33
AV40	VSS 8	VSS 105	AE33
AP40	VSS 9	VSS 106	AE33
AM40	VSS 10	VSS 107	AB33
AK40	VSS 11	VSS 108	Y33
AJ40	VSS 12	VSS 109	V33
AH40	VSS 13	VSS 110	T33
AG40	VSS 14	VSS 111	R33
AE40	VSS 15	VSS 112	M33
AE40	VSS 16	VSS 113	H33
B40	VSS 17	VSS 114	G33
AY39	VSS 18	VSS 115	F33
AW39	VSS 19	VSS 116	D33
AV39	VSS 20	VSS 117	B33
AR39	VSS 21	VSS 118	AH32
AN39	VSS 22	VSS 119	AG32
AJ39	VSS 23	VSS 120	AE32
AC39	VSS 24	VSS 121	AE32
AB39	VSS 25	VSS 122	AC32
AA39	VSS 26	VSS 123	AB32
Y39	VSS 27	VSS 124	G32
W39	VSS 28	VSS 125	B32
V39	VSS 29	VSS 126	AY31
T39	VSS 30	VSS 127	AV31
R39	VSS 31	VSS 128	AN31
P39	VSS 32	VSS 129	AJ31
N39	VSS 33	VSS 130	AG31
M39	VSS 34	VSS 131	AB31
L39	VSS 35	VSS 132	Y31
J39	VSS 36	VSS 133	AB30
H39	VSS 37	VSS 134	E30
G39	VSS 38	VSS 135	AT29
F39	VSS 39	VSS 136	AN29
D39	VSS 40	VSS 137	AB29
AT38	VSS 41	VSS 138	T29
AM38	VSS 42	VSS 139	N29
AH38	VSS 43	VSS 140	K29
AG38	VSS 44	VSS 141	G29
AE38	VSS 45	VSS 142	D29
AE38	VSS 46	VSS 143	C29
C38	VSS 47	VSS 144	B29
AK37	VSS 48	VSS 145	A29
AH37	VSS 49	VSS 146	BA28
AB37	VSS 50	VSS 147	AW28
AA37	VSS 51	VSS 148	AU28
Y37	VSS 52	VSS 149	AP28
W37	VSS 53	VSS 150	AM28
V37	VSS 54	VSS 151	AD28
T37	VSS 55	VSS 152	AC28
R37	VSS 56	VSS 153	W28
P37	VSS 57	VSS 154	J28
N37	VSS 58	VSS 155	E28
M37	VSS 59	VSS 156	AP27
L37	VSS 60	VSS 157	AM27
J37	VSS 61	VSS 158	AK27
H37	VSS 62	VSS 159	J27
G37	VSS 63	VSS 160	L27
F37	VSS 64	VSS 161	F27
D37	VSS 65	VSS 162	C27
AY36	VSS 66	VSS 163	B27
AW36	VSS 67	VSS 164	AN26
AV36	VSS 68	VSS 165	M26
AR36	VSS 69	VSS 166	K26
AN36	VSS 70	VSS 167	F26
AH36	VSS 71	VSS 168	D26
AG36	VSS 72	VSS 169	AK25
AE36	VSS 73	VSS 170	P25
AE36	VSS 74	VSS 171	K25
C36	VSS 75	VSS 172	H25
B36	VSS 76	VSS 173	E25
BA35	VSS 77	VSS 174	D25
AV35	VSS 78	VSS 175	A25
AR35	VSS 79	VSS 176	BA24
AH35	VSS 80	VSS 177	AU24
AB35	VSS 81	VSS 178	AL24
AA35	VSS 82	VSS 179	AW23
Y35	VSS 83		
W35	VSS 84		
V35	VSS 85		
T35	VSS 86		
R35	VSS 87		
P35	VSS 88		
N35	VSS 89		
M35	VSS 90		
L35	VSS 91		
J35	VSS 92		
H35	VSS 93		
G35	VSS 94		
F35	VSS 95		
D35	VSS 96		
AN34			

Calstoga

VSS

AT23	VSS 180	VSS 273	J11
AN23	VSS 181	VSS 274	D11
AM23	VSS 182	VSS 275	B11
AH23	VSS 183	VSS 276	AV10
AC23	VSS 184	VSS 277	AP10
W23	VSS 185	VSS 278	AL10
K23	VSS 186	VSS 279	AJ10
J23	VSS 187	VSS 280	AG10
F23	VSS 188	VSS 281	AC10
C23	VSS 189	VSS 282	W10
AA23	VSS 190	VSS 283	U10
K22	VSS 191	VSS 284	BA9
G22	VSS 192	VSS 285	AW9
F22	VSS 193	VSS 286	AR9
E22	VSS 194	VSS 287	AH9
D22	VSS 195	VSS 288	AB9
A22	VSS 196	VSS 289	Y9
BA21	VSS 197	VSS 290	R9
AV21	VSS 198	VSS 291	G9
AR21	VSS 199	VSS 292	E9
AN21	VSS 200	VSS 293	A9
AI21	VSS 201	VSS 294	AC8
AB21	VSS 202	VSS 295	AD8
Y21	VSS 203	VSS 296	AA8
P21	VSS 204	VSS 297	U8
K21	VSS 205	VSS 298	K8
J21	VSS 206	VSS 299	C8
H21	VSS 207	VSS 300	BA7
C21	VSS 208	VSS 301	AV7
AW20	VSS 209	VSS 302	AP7
AR20	VSS 210	VSS 303	AL7
AM20	VSS 211	VSS 304	AJ7
AA20	VSS 212	VSS 305	AH7
K20	VSS 213	VSS 306	AE7
B20	VSS 214	VSS 307	AC7
A20	VSS 215	VSS 308	R7
AN19	VSS 216	VSS 309	G7
AC19	VSS 217	VSS 310	D7
W19	VSS 218	VSS 311	AG6
K19	VSS 219	VSS 312	AD6
G19	VSS 220	VSS 313	AB6
C19	VSS 221	VSS 314	Y6
AH18	VSS 222	VSS 315	U6
P18	VSS 223	VSS 316	N6
H18	VSS 224	VSS 317	K6
D18	VSS 225	VSS 318	B6
A18	VSS 226	VSS 319	AV5
AY17	VSS 227	VSS 320	AE5
AR17	VSS 228	VSS 321	AD5
AP17	VSS 229	VSS 322	AY4
AM17	VSS 230	VSS 323	AR4
AK17	VSS 231	VSS 324	AP4
AV16	VSS 232	VSS 325	AL4
AN16	VSS 233	VSS 326	AJ4
AI16	VSS 234	VSS 327	Y4
J16	VSS 235	VSS 328	U4
E16	VSS 236	VSS 329	R4
C16	VSS 237	VSS 330	J4
AN15	VSS 238	VSS 331	F4
AM15	VSS 239	VSS 332	C4
AK15	VSS 240	VSS 333	AY3
N15	VSS 241	VSS 334	AW3
M15	VSS 242	VSS 335	AV3
L15	VSS 243	VSS 336	AL3
B15	VSS 244	VSS 337	AH3
A15	VSS 245	VSS 338	AG3
BA14	VSS 246	VSS 339	AE3
AT14	VSS 247	VSS 340	AD3
M25	VSS 248	VSS 341	AC3
AD14	VSS 249	VSS 342	AA3
AA14	VSS 250	VSS 343	G3
U14	VSS 251	VSS 344	AT2
K14	VSS 252	VSS 345	AR2
H14	VSS 253	VSS 346	AP2
E14	VSS 254	VSS 347	AK2
AV13	VSS 255	VSS 348	AJ2
AR13	VSS 256	VSS 349	AD2
AN13	VSS 257	VSS 350	AB2
AM13	VSS 258	VSS 351	Y2
AI13	VSS 259	VSS 352	U2
AG13	VSS 260	VSS 353	T2
P13	VSS 261	VSS 354	N2
F13	VSS 262	VSS 355	J2
D13	VSS 263	VSS 356	H2
B13	VSS 264	VSS 357	E2
AV12	VSS 265	VSS 358	C2
AC12	VSS 266	VSS 359	AL1
K12	VSS 267		
H12	VSS 268		
E12	VSS 269		
AD11	VSS 270		
AA11	VSS 271		
Y11	VSS 272		

Calstoga


VSS




PROJECT : OT1

Quanta Computer Inc.

Size	Document Number	Rev
Custom	GMCH GND(6 OF 6)	1A
Date:	Friday, July 29, 2005	Sheet 12 of 38



[illegible]

ICH7 Boot BIOS select

STRAP	GNT4#	GNT5#
LPC	1	1
SPI	0	1


(default)

DEVICE	IDSEL #	REQ/GNT #	PCI_INT
GBIT ETHERNET	AD16	0	B
CardBus	AD25	1	C,D,E

 PROJECT : OT1 Quanta Computer Inc.			
Size Custom	Document Number	ICH7-M PCI E (2 OF 4)	Rev 1A
Date: Friday, July 29, 2005	Sheet	15 of 38	

DB2 stage:R26 pull hi to 3V_S5
DB2 stage:Delete R36

7/12/2005




DB2 stage:add GPIO27 pin function
7/12/2005


DB2 stage:Delete R28

7/12/2005

DB2 stage:R37 pull hi to 3V_S5
7/12/2005





FOR EMI



Mini PCI-E Card


DB2 stage:Delete Pin17,RP38 ,add R460
7/12/2005




FOR DEBUG PORT(LPC)

DB2 stage:
Chanhed the footprint.
Elsn 7/11/2005

DB2 stage:
Del CN5.
7/11/2005




FOR DEBUG PORT(LPC)





		PROJECT : OT1	
		Quanta Computer Inc.	
Size B	Document Number	Rev 1A	
MINI CARD			
Date: Wednesday, August 03, 2005	Sheet 19 of 38		


DB2 stage:
Chanhed the footprint.
7/11/2005

DB2 stage:change C450,C451 to 18,22P
7/12/2005









CARDBUS SLOT
pci-130671-9-68p










CARDBUS POWER SWITCH





DB2 stage:
Del R358.
7/11/2005



LAN







**FOR DEBUG
PORT (BIOS)**

DB2 stage:Delete CN6

7/12/2005

FOR EMI

FOR EMI


DB2 stage:C49,C50 change to 22P


7/12/2005

AGND FILTER

**FOR DEBUG
PORT (KBC)**

DB2 stage:change R58,R53 to 2.2K
7/12/2005






CRT PORT

ESD PROTECTION

DB2 stage:
Modify layout.
Elson 7/11/2005



Accelerometer Sensor




 PROJECT : OT1 Quanta Computer Inc.			Rev 1A
Size B	Document Number CRT PORT		
Date:	Friday, July 29, 2005	Sheet	26 of 38

HDD, CD-ROM


1.8 inch HDD CONNECTOR



DB2 stage:
Chaned the footprint.
7/11/2005




DB2 stage:
Chaned the footprint.
7/11/2005




DB2 stage:DELETE L29,L30,ADD CN34
 7/21/2005

CD-ROM



CDSEL
--> High, Slave device



PROJECT : OT1
 Quanta Computer Inc.

Size B	Document Number HDD&ODD CONN.	Rev 1A
Date: Friday, July 29, 2005	Sheet 27 of 38	

KEYBOARD

3VPUCU
10
RP35
1 K5IN2
2 K5IN0
3 K5IN5
4 K5IN4
5 3VPUCU
6 K5IN7
7 K5IN1
8 K5IN6
9 K5IN3
10KX8

KEYBOARD

30 KSOUT11
29 KSOUT0
28 KSOUT2
27 KSOUT5
26 KB K5IN14
25 KB K5IN8
24 KB K5IN12
23 KB K5IN10
22 KB K5IN4
21 KB K5IN2
20 KB K5IN1
19 KB K5IN3
18 KSOUT3
17 KSOUT8
16 KSOUT4
15 KSOUT7
14 KSOUT6
13 KSOUT10
12 KSOUT1
11 KB K5IN5
10 KB K5IN6
9 K5IN7
8 KB K5IN13
7 KB K5IN11
6 KB K5IN9
5 KSOUT9
4
3
2
1

L BUTTON
R BUTTON

DB2 stage: add Pin1,2,3
7/15/2005

Change CN10 PINDEFINE
7/21/2005

Check K/B Matrix

CP2 *220PX4
1 2 KSOUT5
3 4 KSOUT2
5 6 KSOUT0
7 8 KSOUT11

CP3 *220PX4
1 2 KB K5IN12
3 4 KB K5IN8
5 6 KB K5IN14
7 8

CP4 *220PX4
1 2 KB K5IN2
3 4 KB K5IN10
5 6 KB K5IN4
7 8

CP5 *220PX4
1 2 KB K5IN3
3 4 KSOUT8
5 6 KSOUT3
7 8

CP6 *220PX4
1 2 KSOUT10
3 4 KSOUT6
5 6 KSOUT7
7 8 KSOUT4

CP7 *220PX4
1 2 K5IN7
3 4 KB K5IN5
5 6 KB K5IN13
7 8 KB K5IN6



CP8 *220PX4
1 2 KB K5IN11
3 4 KSOUT1
5 6 KSOUT9
7 8 KB K5IN9

U26
KB K5IN0 4
KB K5IN8 5
K5IN1 6
3 K5IN0
2 KB K5IN9
1 KB K5IN1
UMP11

U27
KB K5IN4 4
KB K5IN12 5
K5IN5 6
3 K5IN4
2 KB K5IN13
1 KB K5IN5
UMP11


U28
KB K5IN2 4
KB K5IN10 5
K5IN3 6
3 K5IN2
2 KB K5IN11
1 KB K5IN3
UMP11

U32
KB K5IN6 4
KB K5IN14 5
6
3 K5IN6
2
1
UMP11




FAN OUT PWM CONTROL

The schematic diagram illustrates the FAN OUT PWM CONTROL circuit. It features a +5V supply connected to a network of capacitors (C110, C107, C103, C111) and an inductor (L8). The circuit includes a 0-0805 inductor (L8) and a 0-0805 component (C110). The output is connected to a 5V FAN pin (CN23) and a FAN pin (CN23). The circuit also includes a 1000P capacitor (C103) and a 1000P capacitor (C111). The circuit is labeled with (25) PWM_FAN# and (25) FANSIG.




		PROJECT : OT1 Quanta Computer Inc.	
Size B	Document Number FAN, KEYBOARD, TRACK POINT, LEDs	Rev 1A	
Date: Friday, July 29, 2005	Sheet 29 of 38		

POWER SEQUENCE




POWER SWITCH




FLASH ROM(BIOS)

8Mbit (1M Byte), SPI




8Mbit (1M Byte), PLCC




PROJECT : OT1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	POWER SEQUENCE / LPC BIOS	1A
Date:	Friday, July 29, 2005	Sheet 30 of 38




H14 H-C3131160D110P2	H4 h-c197d47p2	H16 H-C3151160D110P2	H12 H-C276D276N	H18 H-OT11-2-2P	H20 h-c157d47p2
H3 h-c313d118p2	H15 H-C3131160D110P2	H13 H-C313D110P2	H17 h-c313x165d118p2L	H19 H-C313D110P2	H10 h-c313d118p2
H6 h-c197d47p2	H7 h-c313d118p2	H8 H-C313D110P2	H9 H-C313D110P2	H11 h-c313d118p2	H5 H-C313D110P2






$$L_I(A) * \text{Mosfet (Low-Side)} R_{DSN}(m\Omega) = V_{ILIM}(mV) / 10$$



PROJECT : OT1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	MAX1999(3VPCU/5VPCU)	1A
Date:	Friday, July 29, 2005	Sheet 34 of 38



$$V_{out} = 0.7V(1 + RC/RD)$$

$$V_{out} = 0.7V(1 + RC/RD)$$


$$V_{cs} = I_L(A) * L_{DCR}(m\Omega) = V_{ILIM}(mV) / 10$$

DPRSLPVR	DPRSTP#	PSI#	State	CPU Current
1	0	0	Deeper Sleep	< 3A
1	0	1	Deeper Sleep	> 3A
0	1	0	Active Mode	< 18A
0	1	1	Active Mode	> 15A

$$dV_{Target}/dt = 12.5mV/us * 71.5k\Omega / R_{TIME}$$

$$R_{ILIM}(PK) = 8V * R_{TRC} / I(PK) * LIMIT * R_{sense}$$

$$f_{sw} = 300kHz * 143k\Omega / R_{osc}$$



MODEL	DB1 --->DB2	CHANGE LIST	Model	OT1 MB BOARD	
			Page	FROM	TO
OT1 MB 31OT1MBXXXX		1. modify Crystal C-load C105,C106,C78,C79,C450,C451,C49,C50 (Per vender test report) 2.change SES_INT pin. Remove U15 pin 16 and 25, and connect to INTH# (pin G7) of ICH7(U10) 3.Delete R36,R28 to avoid BATLOW# double pull-high 4. R26,R37 change pull hi to 3V_S5 to avoid leakage current issue 5.Delete Pin17,RP38 ,add R460 for Debug card 6.delete CN5,U25 7.modify CN2,CN24,CN33 footprint 8.Modify CN13#71 9.Delete R358 to avoid leakage current 10.add NIC power down circuitry (LAN) 11.change U16 power source to 3V_S5 to avoid leakage current 12.Delete R358 to avoid leakage current 13.delete R417,C535 ,Add R461 14.R400,R401 change vaule to 34.8k,R399 change to 16.2K to adjust Amplifer GAIN 15.modify CRT circuit(CRT_HSYNC,CRT_VSYNC) 16.modify R253,CN29,U9,U4,U30 footprint 17.change TPM addres (R71 add,R74 not mount) 18.add CN10 add Pin28,29,30 , CN8 addadd Pin6,8 for T/P buttom 19.add Q38 ,Q39 for Battery LED change to common cathode 20.Del R11,R12,R13,R14.due to U4 change 21.add H20,H21 22.For KBC code, add 499K_1%(0603) on PR134 location 23.change R58,R53 to 2.2K for SMBUS modify 24.For KBC code, add 499K_1%(0603) on PR134 location 25. change RP7, RP11, RP22, RP14, RP12 , RP8 to 22 ohm,add mount R357 to modify system clock signal 26. change PC22 to 1U,L48 change to 0 ohm,R421 to 4.7K ohm	1	1A	
			2	1A	
			3	1A	
			4	1A	
			5	1A	
			6	1A	
			7	1A	
			8	1A	
			9	1A	
			10	1A	
			11	1A	
			12	1A	
			13	1A	
			14	1A	
			15	1A	
			16	1A	
			17	1A	
	7/18-7/22	1. Delete U42 temporary 2. Change CN10,CN11 PIN Define , for CN10 (Keyboard connector) rotate 180 degree 3. update NIC power down circuitry (LAN) 4. Change CN11 footprint 5. Change PC36,PR41,PR134 footprint	18	1A	
			19	1A	
			20	1A	
			21	1A	
			22	1A	
	7/25-7/27	1. Change PR77 to 499_1%_0603 p/n:CS14993F939,PR76, change to no install ,R336 change to 0 ohm for INTEL MOW 2. R7 change to 3.9k/1%/0402 p/n:CS23902FB14 According to HP request for adapter ID pin 3. PC22 change footprint to 0805,PR41 change to 30.1K 4. R196 install to 51 ohm for Yonah B-0 step processor 5. Change CN8 PIN DEFINE 6. Change C81,C255,C8,C551 footprint 7. add C577,C578,C579 footprint	23	1A	
			24	1A	
			25	1A	
			26	1A	
			27	1A	
			28	1A	
			29	1A	
			30	1A	
			31	1A	
			32	1A	
			33	1A	
			34	1A	
			35	1A	
			36	1A	
			37	1A	
			38	1A	



PROJECT : OT1
Quanta Computer Inc.

Size Custom

Document Number

Date: Friday, July 29, 2005

-->DB** Change history

Rev 1A

Sheet 38 of 38