


PCB STACKUP



SYSTEM DC/DC		
RT8205A		46
INPUTS	OUTPUTS	
DCBATOUT	5V_S5 (6A)	
	3D3V_S5 (6A)	
SYSTEM DC/DC		
TP551124		47
INPUTS	OUTPUTS	
DCBATOUT	1D1V_S0 (7.5A)	
	1D2V_S0 (4A)	
SYSTEM DC/DC		
RT8209B		48
INPUTS	OUTPUTS	
DCBATOUT	1D8V_S3 (11A)	
RT9025		
5V_S5		1D1V_M92
RT9161		49
3D3V_S0	2D5V_S0 (200mA)	
G957		
3D3V_S0	1D5V_S0 (1A)	
G9161		49
3D3V_S5	1D2V_S5 (400mA)	
CHARGER		
MAX8731		50
INPUTS	OUTPUTS	
DCBATOUT	CHG_PWR	
	18V 6.0A	
	UP+5V	
	5V 100mA	
CPU DC/DC		
ISL6265HR		45
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE_S0_0	
	0-1.55V 18A	
	VCC_CORE_S0_1	
	0-1.55V 18A	
	VDDNB	
	0-1.55V 18A	

UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLOCK DIAGRAM

Size
A3


Document Number

JV71-TR

Date: Monday, July 06, 2009

Sheet 1 of 61

Rev
SE



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB/PCIE Routing

Size

A3

Document Number

JV71-TR

Rev

SA

Date


Monday, July 06, 2009


Sheet

2

of

61





State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V



UMA

Title		
Size A3		
Date: Monday, July 06, 2009		
Document Number		
Rev SA		
Sheet 4 of 61		
Title		
Size A3		
Date: Monday, July 06, 2009		
Document Number		
Rev SA		
Sheet 4 of 61		

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


CPU HT LINK I/F (1/4)

JV71-TR



SKT-CPU638P-GP-U2
62.10055.111

CLOSE TO CPU



16	MEM_MA_DATA0	
16	MEM_MA_DATA1	
16	MEM_MA_DATA2	
16	MEM_MA_DATA3	
16	MEM_MA_DATA4	
16	MEM_MA_DATA5	
16	MEM_MA_DATA6	
16	MEM_MA_DATA7	
16	MEM_MA_DATA8	
16	MEM_MA_DATA9	
16	MEM_MA_DATA10	
16	MEM_MA_DATA11	
16	MEM_MA_DATA12	
16	MEM_MA_DATA13	
16	MEM_MA_DATA14	
16	MEM_MA_DATA15	
16	MEM_MA_DATA16	
16	MEM_MA_DATA17	
16	MEM_MA_DATA18	
16	MEM_MA_DATA19	
16	MEM_MA_DATA20	
16	MEM_MA_DATA21	
16	MEM_MA_DATA22	
16	MEM_MA_DATA23	
16	MEM_MA_DATA24	
16	MEM_MA_DATA25	
16	MEM_MA_DATA26	
16	MEM_MA_DATA27	
16	MEM_MA_DATA28	
16	MEM_MA_DATA29	
16	MEM_MA_DATA30	
16	MEM_MA_DATA31	
16	MEM_MA_DATA32	
16	MEM_MA_DATA33	
16	MEM_MA_DATA34	
16	MEM_MA_DATA35	
16	MEM_MA_DATA36	
16	MEM_MA_DATA37	
16	MEM_MA_DATA38	
16	MEM_MA_DATA39	
16	MEM_MA_DATA40	
16	MEM_MA_DATA41	
16	MEM_MA_DATA42	
16	MEM_MA_DATA43	
16	MEM_MA_DATA44	
16	MEM_MA_DATA45	
16	MEM_MA_DATA46	
16	MEM_MA_DATA47	
16	MEM_MA_DATA48	
16	MEM_MA_DATA49	
16	MEM_MA_DATA50	
16	MEM_MA_DATA51	
16	MEM_MA_DATA52	
16	MEM_MA_DATA53	
16	MEM_MA_DATA54	
16	MEM_MA_DATA55	
16	MEM_MA_DATA56	
16	MEM_MA_DATA57	
16	MEM_MA_DATA58	
16	MEM_MA_DATA59	
16	MEM_MA_DATA60	
16	MEM_MA_DATA61	
16	MEM_MA_DATA62	
16	MEM_MA_DATA63	
16	MEM_MA_DM0	
16	MEM_MA_DM1	
16	MEM_MA_DM2	
16	MEM_MA_DM3	
16	MEM_MA_DM4	
16	MEM_MA_DM5	
16	MEM_MA_DM6	
16	MEM_MA_DM7	
16	MEM_MA_DQS0_P	
16	MEM_MA_DQS0_N	
16	MEM_MA_DQS1_P	
16	MEM_MA_DQS1_N	
16	MEM_MA_DQS2_P	
16	MEM_MA_DQS2_N	
16	MEM_MA_DQS3_P	
16	MEM_MA_DQS3_N	
16	MEM_MA_DQS4_P	
16	MEM_MA_DQS4_N	
16	MEM_MA_DQS5_P	
16	MEM_MA_DQS5_N	
16	MEM_MA_DQS6_P	
16	MEM_MA_DQS6_N	
16	MEM_MA_DQS7_P	
16	MEM_MA_DQS7_N	

ACPU1C

MEM_DATA

G12	MA_DATA0	MB_DATA0	C11	MEM_MB_DATA0 17
F12	MA_DATA1	MB_DATA1	A11	MEM_MB_DATA1 17
H14	MA_DATA2	MB_DATA2	A14	MEM_MB_DATA2 17
G14	MA_DATA3	MB_DATA3	B14	MEM_MB_DATA3 17
H11	MA_DATA4	MB_DATA4	G11	MEM_MB_DATA4 17
H12	MA_DATA5	MB_DATA5	F11	MEM_MB_DATA5 17
C13	MA_DATA6	MB_DATA6	D12	MEM_MB_DATA6 17
E13	MA_DATA7	MB_DATA7	A13	MEM_MB_DATA7 17
H15	MA_DATA8	MB_DATA8	A15	MEM_MB_DATA8 17
F15	MA_DATA9	MB_DATA9	A16	MEM_MB_DATA9 17
E17	MA_DATA10	MB_DATA10	A19	MEM_MB_DATA10 17
H17	MA_DATA11	MB_DATA11	A20	MEM_MB_DATA11 17
F14	MA_DATA12	MB_DATA12	C14	MEM_MB_DATA12 17
F14	MA_DATA13	MB_DATA13	D14	MEM_MB_DATA13 17
C17	MA_DATA14	MB_DATA14	C18	MEM_MB_DATA14 17
G17	MA_DATA15	MB_DATA15	D18	MEM_MB_DATA15 17
G18	MA_DATA16	MB_DATA16	D20	MEM_MB_DATA16 17
C19	MA_DATA17	MB_DATA17	A21	MEM_MB_DATA17 17
E22	MA_DATA18	MB_DATA18	D24	MEM_MB_DATA18 17
F18	MA_DATA19	MB_DATA19	B20	MEM_MB_DATA19 17
F18	MA_DATA20	MB_DATA20	C20	MEM_MB_DATA20 17
B22	MA_DATA21	MB_DATA21	B24	MEM_MB_DATA21 17
C23	MA_DATA22	MB_DATA22	C24	MEM_MB_DATA22 17
F20	MA_DATA23	MB_DATA23	E23	MEM_MB_DATA23 17
F22	MA_DATA24	MB_DATA24	F24	MEM_MB_DATA24 17
H24	MA_DATA25	MB_DATA25	G25	MEM_MB_DATA25 17
H24	MA_DATA26	MB_DATA26	G26	MEM_MB_DATA26 17
I19	MA_DATA27	MB_DATA27	C26	MEM_MB_DATA27 17
E21	MA_DATA28	MB_DATA28	D26	MEM_MB_DATA28 17
E22	MA_DATA29	MB_DATA29	G23	MEM_MB_DATA29 17
H20	MA_DATA30	MB_DATA30	G24	MEM_MB_DATA30 17
H22	MA_DATA31	MB_DATA31	A24	MEM_MB_DATA31 17
AB24	MA_DATA32	MB_DATA32	AA23	MEM_MB_DATA32 17
AB22	MA_DATA33	MB_DATA33	AD24	MEM_MB_DATA33 17
AA21	MA_DATA34	MB_DATA34	AE24	MEM_MB_DATA34 17
W22	MA_DATA35	MB_DATA35	AA26	MEM_MB_DATA35 17
W21	MA_DATA36	MB_DATA36	AA25	MEM_MB_DATA36 17
Y22	MA_DATA37	MB_DATA37	AD26	MEM_MB_DATA37 17
AA22	MA_DATA38	MB_DATA38	AE25	MEM_MB_DATA38 17
Y20	MA_DATA39	MB_DATA39	AC22	MEM_MB_DATA39 17
AA20	MA_DATA40	MB_DATA40	AD22	MEM_MB_DATA40 17
AA18	MA_DATA41	MB_DATA41	AE20	MEM_MB_DATA41 17
AB18	MA_DATA42	MB_DATA42	AE20	MEM_MB_DATA42 17
AB21	MA_DATA43	MB_DATA43	AE24	MEM_MB_DATA43 17
AD21	MA_DATA44	MB_DATA44	AE23	MEM_MB_DATA44 17
AD19	MA_DATA45	MB_DATA45	AC20	MEM_MB_DATA45 17
Y18	MA_DATA46	MB_DATA46	AD20	MEM_MB_DATA46 17
AD17	MA_DATA47	MB_DATA47	AD18	MEM_MB_DATA47 17
W16	MA_DATA48	MB_DATA48	AE18	MEM_MB_DATA48 17
W14	MA_DATA49	MB_DATA49	AC14	MEM_MB_DATA49 17
Y14	MA_DATA50	MB_DATA50	AD14	MEM_MB_DATA50 17
Y17	MA_DATA51	MB_DATA51	AE19	MEM_MB_DATA51 17
AB17	MA_DATA52	MB_DATA52	AC18	MEM_MB_DATA52 17
AB15	MA_DATA53	MB_DATA53	AE16	MEM_MB_DATA53 17
AD15	MA_DATA54	MB_DATA54	AE15	MEM_MB_DATA54 17
AB13	MA_DATA55	MB_DATA55	AE13	MEM_MB_DATA55 17
AD13	MA_DATA56	MB_DATA56	AC12	MEM_MB_DATA56 17
Y12	MA_DATA57	MB_DATA57	AB11	MEM_MB_DATA57 17
W11	MA_DATA58	MB_DATA58	Y11	MEM_MB_DATA58 17
AB14	MA_DATA59	MB_DATA59	AE14	MEM_MB_DATA59 17
AA14	MA_DATA60	MB_DATA60	AE14	MEM_MB_DATA60 17
AB12	MA_DATA61	MB_DATA61	AE11	MEM_MB_DATA61 17
AA12	MA_DATA62	MB_DATA62	AD11	MEM_MB_DATA62 17
AA12	MA_DATA63	MB_DATA63	AD11	MEM_MB_DATA63 17
A12	MA_DM0	MB_DM0	B16	MEM_MB_DM0 17
C15	MA_DM1	MB_DM1	A22	MEM_MB_DM1 17
F19	MA_DM2	MB_DM2	F25	MEM_MB_DM2 17
F24	MA_DM3	MB_DM3	AB26	MEM_MB_DM3 17
AC24	MA_DM4	MB_DM4	AE22	MEM_MB_DM4 17
Y19	MA_DM5	MB_DM5	AC16	MEM_MB_DM5 17
AB16	MA_DM6	MB_DM6	AD12	MEM_MB_DM6 17
Y13	MA_DM7	MB_DM7		MEM_MB_DM7 17
G13	MA_DQS_H0	MB_DQS_H0	C12	MEM_MB_DQS0_P 17
H13	MA_DQS_L0	MB_DQS_L0	B12	MEM_MB_DQS0_N 17
G16	MA_DQS_H1	MB_DQS_H1	D16	MEM_MB_DQS1_P 17
C15	MA_DQS_L1	MB_DQS_L1	C15	MEM_MB_DQS1_N 17
C22	MA_DQS_H2	MB_DQS_H2	A24	MEM_MB_DQS2_P 17
C21	MA_DQS_L2	MB_DQS_L2	A23	MEM_MB_DQS2_N 17
G22	MA_DQS_H3	MB_DQS_H3	F26	MEM_MB_DQS3_P 17
G21	MA_DQS_L3	MB_DQS_L3	F26	MEM_MB_DQS3_N 17
AD23	MA_DQS_H4	MB_DQS_H4	AC25	MEM_MB_DQS4_P 17
AC23	MA_DQS_L4	MB_DQS_L4	AC26	MEM_MB_DQS4_N 17
AE21	MA_DQS_H5	MB_DQS_H5	AE21	MEM_MB_DQS5_P 17
AB20	MA_DQS_L5	MB_DQS_L5	AE22	MEM_MB_DQS5_N 17
Y15	MA_DQS_H6	MB_DQS_H6	AE16	MEM_MB_DQS6_P 17
W15	MA_DQS_L6	MB_DQS_L6	AD16	MEM_MB_DQS6_N 17
W12	MA_DQS_H7	MB_DQS_H7	AE12	MEM_MB_DQS7_P 17
W13	MA_DQS_L7	MB_DQS_L7	AE12	MEM_MB_DQS7_N 17

SKT-CPU638P-GP-U2
62.10055.111



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title		
CPU DDR (2/4)		
Size	Document Number	Rev
A3	JV71-TR	SA
Date:	Monday, July 06, 2009	Sheet 5 of 61












Reserve for DY
EMI
0408



2009/04/22 R609 Change to 1K By John





	GPIO MODE
STRP_DATA	0 * 1
VCC_NB	1.1V 1.0V



STRAP_DEBUG_BUS_GPIO_ENABLEb
Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC#)
* 1 :Disable 0 : Enable

RS780: Enables Side port memory (RS780 use HSYNC#)
* 1 :Disable 0 : Enable

SUS_STAT#
Selects Loading of STRAPS From EEPROM
* 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected,
or use default values if not connected



RS780 SYMBOL


UMA





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
ATi-RS880M LVDS&CRT (2/3)


Size A3 Document Number
JV71-TR

Date: Monday, July 06, 2009 Sheet 9 of 61









Close to SB700



TO STRAPS



Strap Pin / define to use LPC or SPI ROM






USB	
Pair	Device
11	CardReader
10	WEBCAM
9	NC
8	USB2
7	USBCN1
6	USB1
5	Bluetooth
4	NC
3	Fringier print
2	NC
1	MINIC1
0	USB3

UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Rev	
Size		SA	
Document Number		JV71-TR	
Date: Monday, July 06, 2009		Sheet 12 of 61	

PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700




Layout connect to Cap then GND



REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS


TPAD14-GP	TP137	PCI_AD23	11
TPAD14-GP	TP136	PCI_AD24	11
TPAD14-GP	TP195	PCI_AD25	11
TPAD14-GP	TP135	PCI_AD26	11
TPAD14-GP	TP134	PCI_AD27	11
TPAD14-GP	TP133	PCI_AD28	11
TPAD14-GP	TP130	PCI_AD29	11
TPAD14-GP	TP129	PCI_AD30	11

	PCI_CLK2	PCI_CLK3	CLK_PCI_L0M CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17 , SB_GPO16
PULL HIGH	WatchDog (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM DEFAULT L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]




NORMAL TYPE

(A0)




DDR_VREF



Place C2.2uF and 0.1uF <
500mils from DDR connector


LOW 5.2 mm





SKT-SODIMM200-37GP
62.10017.E21
2ND = 62.10017.A51
3RD = 62.10017.G71

HI 9.2mm

NORMAL TYPE




(A2)



Place C2.2uF and 0.1uF <
500mils from DDR connector


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size	Document Number	Rev
A3	JV71-TR	SB
Date:	Monday, July 06, 2009	Sheet 18 of 61

Title			
LCD CONN			
Size	Document Number	Rev	
A3	JV71-TR	-1	
Date:	Monday, July 06, 2009	Sheet	19 of 61





R489 PU & TR-DIS-->150R
TR-UMA & TR-MUX-->140R

Layout Note:
Place these resistors
close to the CRT-out
connector


Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR











DDC_CLK & DATA level shift





緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRT Connector	
Size	Document Number
JV71-TR	
Date: Monday, July 06, 2009	Sheet 20 of 61





for TR



SATA Connector




SATA ODD Connector



BLUETOOTH MODULE


1.5A / High Active Voltage 2V



UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
BLUETOOTH			
Size	Document Number	Rev	
	JV71-TR		SA
Date:	Monday, July 06, 2009	Sheet	24 of 61



LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+Tx- are pairs. Rx+ /Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.



GIGA Lan Transformer







DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10 (+) 9 (-) :: GREEN
10 (+) 11 (-) :: ORANGE

LAN Connector







GAIN SETTING



GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

Internal Speaker


29 SPKR_L- <<< SPKR_L-
29 SPKR_L+ <<< SPKR_L+
29 SPKR_R- <<< SPKR_R-
29 SPKR_R+ <<< SPKR_R+




INT MIC




LINE IN





MIC IN




LINE OUT






MDC 1.5 CONN







5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)




SD DAT0/XD D6/MS D0 1	1		SCD1U25V2ZY-1GP
SD DAT1/XD D4 1	1		SCD1U25V2ZY-1GP
SD DAT2/XD RE# 1	1		SCD1U25V2ZY-1GP
SD DAT3/XD WE# 1	1		SCD1U25V2ZY-1GP
SD WP	1		SCD1U25V2ZY-1GP
SD CD#	1		SCD1U25V2ZY-1GP
SD CMD 1	1		SCD1U25V2ZY-1GP
SD CLK/XD D1/MS CLK	1		SCD1U25V2ZY-1GP
DC# EC87	1		SCD1U25V2ZY-1GP

Mini Card Connector(WLAN)





Place near MINI1




UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
MINI CARD		
Size	Document Number	Rev
	JV71-TR	SA
Date: Monday, July 06, 2009	Sheet 33 of 61	







GOLDEN FINGER FOR DEBUG BOARD



UMA



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size A3	Document Number JV71-TR	Rev SA	
Date: Monday, July 06, 2009		Sheet 36 of 61	

TOUCH PAD




Finger printer

2009/05/26 SB Change to 5D5V



2009/04/17 For EMI By John






2009/04/21 For EMI By John


UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Touch PAD/Finger printer	
Size	Document Number
A3	JV71-TR
Date	Monday, July 06, 2009
Rev	SB
Sheet	37 of 61


2009/04/16 Change By John




2009/04/16 Change By John




Power Button




Beckup Button






WIRELESS Button




BT/3G Button



Cover Up Switch








T/P lock Button




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		SWITCH	
Size	Document Number	Rev	
A3	JV71-TR	SA	
Date: Monday, July 06, 2009	Sheet 39	of	61




Adapter




CPU_CORE ISL6265HRTZ




1D2V LDO G9161




2D5V LDO R9161




DCDC 5V/3D3V(RT8205A)




DCDC 1D8V(RT8209B)




0D9V LDO RT9026




1D5V LDO G9571




DCDC 1D2V(TPS51124)



DCDC 1D1V(TPS51124)




CHARGER MAX8731





UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power Block Diagram	
Size A3	Document Number JV71-TR
Date: Monday, July 06, 2009	Rev SA
Sheet 42 of 61	UMA



Aux Power 3D3V_AUX_S5



Run Power



for TR



2009/04/21 ADD By John





Change

Change

Change


2009/04/21 Change By John


for TR




R509, R342--10MΩ
C865--22pF
C675--1000pF
For VGA sequence issue


UMA








79.10712.L02
2ND = 79.10112.3JL



79.10712.L02
2ND = 79.10112.3JL



$$V_{trip} (mV) = R_{trip} (Kohm) * 10 (uA)$$

$$I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$





	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode



2009/06/4 WAYNE
Close to VFB Pin (pin5)




2009/03/27 WAYNE
C623 change to 1u10v for ESL




2009/06/4 WAYNE
C682 change to 1u10v for ESL










緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51124 1D1V 1D2V			
Size	Document Number	Rev	
A3	JV71-TR	SA	
Date:	Monday, July 06, 2009	Sheet	46 of 61



Place near to CPU






Check test point

3D3V_S0O	TP233	TPAD14-GP
3D3V_AUX_S5	TP232	TPAD14-GP
3D3V_S5O	TP231	TPAD14-GP
5V_S5	TP230	TPAD14-GP
12,35 PM_PWRBTN#	TP229	TPAD14-GP
6,11 CPU_PWRGD	TP228	TPAD14-GP
34,35 SS_ENABLE	TP227	TPAD14-GP
6,11 CPU_LDT_RST#	TP226	TPAD14-GP


Test Point放在Dimm Door打開可量測處



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		EMI/SpringBoss	
Size	Document Number	JV71-TR	
Date:	Friday, July 10, 2009	Sheet	51 of 61




UMA


Title		
M92 PCIE		
Size	Document Number	Rev
A3	JV71-TR	SB
Date:	Monday, July 06, 2009	Sheet 52 of 61

```
DVPPDATA [3:0]
0100 512MB Hynix-H5PS1G63EFR-20L (500MHz)
1000 512MB Samsung-K4N1G164QE-HC20 (500MHz)
1100 512MB QIMONDA HYB18T1G161C2F-20 (500MHz)
```






It's strap for GDDR3-136ball
Need to Clarify





Back Bias (body bias) which minimizes power consumption in battery modes.
PD = Disable
PU = Enable




Layout notice:
It should be place near HDMI connector








M92-M2 uses memory group B only



40.2R PN:64.40R25.6DL
(0.5 * VDDR1) (for SSTL-1.8/SSTL-2/DDR2)
(0.7 * VDDR1) (for GDDR3/GDDR4)

DIVIDER RESISTORS	DDR2	DDR3	GDDR3
MVREF TO 1.8V	100R	100R	40.2R
MVREF TO GND	100R	100R	100R



STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA (23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET
H2SYNC, GENERIC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET
GPIO28_TDO , GPIO21_BB_EN

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1			
Size of the primary memory apertures		Manufacturer	Part Number	GPIO[13,12,11]	
V	128MB	ST Microelectronics	M25P05A	0100	
	256MB		M25P10A	0101	
	64MB		M25P20	0101	
	32MB		M25P40	0101	
	512MB		M25P80	0101	
	1GB				
	2GB				
	4GB				
			Chingis (formerly PMC)	Pm25LV512A	0100
				Pm25LV010A	0101

DDR3

DDR3 Schematic Diagram

The diagram illustrates the connection of two DDR3 memory modules, **AFBRAM3** and **AFBRAM4**, to a system. The modules are connected to a common bus system, including address, data, and control signals, as well as power and ground connections.

Memory Modules:




- AFBRAM3:** H5TQ1G63BFR-12C-GP, 72.51G63.C0U
- AFBRAM4:** H5TQ1G63BFR-12C-GP, 72.51G63.C0U




Pin Connections:




- Address:** A0-A15, A10/AP, A12/BC#
- Data:** DQ0-DQ7, DQS0-DQS7, DQS#
- Control:** CS#, RESET#, ODT, RDQS, WDQS, RAS#, CAS#, WE#
- Power:** VDD, VDDQ, VREFD, VREFC, VREFCA, VREFCB, VSS, VSSQ

Components:

- Resistors:** R1199, R1200, R405, R406, R407, R408, R409, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000, R1001, R1002, R1003, R1004, R1005, R1006, R1007, R1008, R1009, R1010, R1011, R1012, R1013, R1014, R1015, R1016, R1017, R1018, R1019, R1020, R1021, R1022, R1023, R1024, R1025, R1026, R1027, R1028, R1029, R1030, R1031, R1032, R1033, R1034, R1035, R1036, R1037, R1038, R1039, R1040, R1041, R1042, R1043, R1044, R1045, R1046, R1047, R1048, R1049, R1050, R1051, R1052, R1053, R1054, R1055, R1056, R1057, R1058, R1059, R1060, R1061, R1062, R1063, R1064, R1065, R1066, R1067, R1068, R1069, R1070, R1071, R1072, R1073, R1074, R1075, R1076, R1077, R1078, R1079, R1080, R1081, R1082, R1083, R1084, R1085, R1086, R1087, R1088, R1089, R1090, R1091, R1092, R1093, R1094, R1095, R1096, R1097, R1098, R1099, R1100, R1101, R1102, R1103, R1104, R1105, R1106, R1107, R1108, R1109, R1110, R1111, R1112, R1113







	5	4	3	2	1
D					
C					
B					
A					

UMA

		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		HISTORY	
Size	Document Number		Rev
A3	JV71-TR		SA
Date:	Monday, July 06, 2009		Sheet 61 of 61