

Project name: Bandera(EAX00)


PCB Serial Number: LA-2581

Bandera Schematics Document

Intel Dothan ULV1.1G/1.2G (Celeron-M ULV1.1G/1.2G) +Alviso GMS+ICH6-M

2005-06-17

REV: X5.0



External PCI Devices

DEVICE	IDSEL #	REQ/GNT #	PIRQ
RTL8101L	AD17	3	F,B
Mini-PCI	AD18	1	G,H
W83L528D	AD20	2	A

ICH6M SM Bus Address

DEVICE	Address
Clock Generator	1101 001Xb
DDR2 DIMM0	1010 001Xb
DOCK NEW CARD	TBDXb

EC SM Bus1 Address

DEVICE	Address
Smart Battery 1	0001 011Xb
ALS TSL2550T	0111 0010b
CPU ADM1032	1001 100Xb
HDD TC74A1-5.0VCT	1001 0010b

EC SM Bus 2 Address

DEVICE	Address
DDR2 ADM1032	1001 100Xb
Panel TC74A1-5.0VCT	1001 0010b

Signal	+12VALW +5VALW +3VALW +1.5VALW	+3V +1.8V	+3VS +1.5VS +2.5VS +CPU_CORE	+5VS +0.9VS +VCCP
State				
FULL ON	ON	ON	ON	
S3	ON	ON	OFF	
S5 S4/AC	ON	OFF	OFF	
S5 S4/AC don't exist	OFF	OFF	OFF	

Power Management table


Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VCCP	1.05V power rail for Processor I/O and MCH core power	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDRII Vtt	ON	OFF	OFF
+1.5VALW	1.5V always on power rail	ON	ON	ON*
+1.5VS	1.5V switched power rail for PCI-E interface	ON	OFF	OFF
+1.8V	1.8V power rail for DDRII	ON	ON	OFF
+2.5VS	2.5V switched power rail for MCH video PLL	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+12VALW	12V always on power rail	ON	ON	ON*
RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

PORT	FUNCTION
PORT 0	MB port
PORT 1	MB port
PORT 2	FPR
PORT 3	BT
PORT 4	Docking
PORT 5	reserved
PORT 6	Docking
PORT 7	Docking


USB PORT TABLE




Power Source

Charge Source



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Layout notice: place the C3 close to the U2 pin2,3



Blue notice: place the C5 close to the U3 pin2,3




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Dothan host interface

Size Custom	Document Number Bandera-EAX00-LA2581	Rev X5.0
Date: Friday, June 17, 2005	Sheet 5 of 48	

DFT





Check with thermal(88C)




Intel:Mid-Frequency Decoupling (0805 MLCC>= X5R) 5m ohm (typ) /25, 0.6 nH / 25.


Capacitor Height: 1.25MM+-0.2




Intel: Low-Frequency Decoupling : 9 m ohm (max)/3, 1.8 nH / 3




Intel: High Frequency Decoupling (0603 MLCC, >= X7R) 16 m ohm (typ) / 10, 0.6 nH / 10






	Compal Electronics, Inc.(KunShan)			
	Title Alviso GMS host/DMI/DDR/PM/CLK			
	Size	Document Number		Rev
	Custom	Bandera-FAX00-LA2581		X5.0
Date:	Friday, June 17, 2005	Sheet	8	of 48




PCI Express in/out put current compensation







<9> DDR2_DQS#0[0..7] <<> DDR2_DQS#0[0..7]
<9> DDR2_DQ[0..63] <<> DDR2_DQ[0..63]
<9> DDR2_DM[0..7] <<> DDR2_DM[0..7]
<9> DDR2_DQS[0..7] <<> DDR2_DQS[0..7]
<9> DDR2_AA[0..13] <<> DDR2_AA[0..13]



Layout Note:
Place near JP2




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT






Layout Note:
Place these resistor closely JP2,all trace length<750 mil











Compal Electronics, Inc.(KunShan)			
file			
LCD Conn/Inverter Conn			
Size	Document Number	Rev	
Custom		X5.0	
Bandera-EAX00-LA2581			
Date:	Friday, June 17, 2005	Sheet	14 of 48




The schematic diagram illustrates the power and control circuitry of the DPST2.0 board. It features a 3V5V power source connected to a 4.7K_0402_5% resistor (R329). Two RB751V_SOD323 diodes (D18, D20) are connected to the power source. A 2N7002_SOT23 MOSFET (Q15) is connected to the power source and a 100K_0402_5% resistor (R260). A 0.1U_0402_16V4Z capacitor (C159) is connected to the MOSFET. The DPST2.0 component is connected to the power source and the MOSFET. Two 0_0402_5% resistors (R134, R135) are connected to the DPST2.0 component. A PSOT24C_SOT23 component (D27) is connected to the DPST2.0 component. A MOLEX_53780-0890 connector (JP4) is connected to the DPST2.0 component. The diagram also shows various signal lines: BKOFF#, ENABKL, LBKLT_CTRL_PWM, EC_INV_T_PWM, DAC_BRIG, INVT_PWM, DISPOFF#, and DAC_BRIG.




TOP VIEW




OUTER Line






B2 Stepping



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



http://hobi-elektronika.net

GPIO[25]: 0= Enable internal 2.5V VRM, 1= Disable internal 2.5V VRM, Internal PU with 20K.

GPIO[7] are in the Main Power Well (Vcc3_3). Pull-ups must use the VCC3_3 plane.

Affected Stepping: A0, A1, B0, B1, B2

Place closely pin E10

Place closely pin A27

COMPAL ELECTRONICS, INC. (KUNSHAN)

ICH6-DMI/PCIE/USB/PM/CLK/GPIO

Bandera-FAX00-1A2581

Friday, June 17, 2005

Sheet 18 of 48

Rev X5.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT

http://hobi-elektronika.net

GPIO[25]: 0= Enable internal 2.5V VRM, 1= Disable internal 2.5V VRM, Internal PU with 20K.

GPIO[7] are in the Main Power Well (Vcc3_3). Pull-ups must use the VCC3_3 plane.

Affected Stepping: A0, A1, B0, B1, B2

Place closely pin E10

Place closely pin A27

COMPAL ELECTRONICS, INC. (KUNSHAN)

ICH6-DMI/PCIE/USB/PM/CLK/GPIO

Bandera-FAX00-1A2581

Friday, June 17, 2005

Sheet 18 of 48

Rev X5.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT

http://hobi-elektronika.net

GPIO[25]: 0= Enable internal 2.5V VRM, 1= Disable internal 2.5V VRM, Internal PU with 20K.

GPIO[7] are in the Main Power Well (Vcc3_3). Pull-ups must use the VCC3_3 plane.

Affected Stepping: A0, A1, B0, B1, B2

Place closely pin E10

Place closely pin A27

COMPAL ELECTRONICS, INC. (KUNSHAN)

ICH6-DMI/PCIE/USB/PM/CLK/GPIO

Bandera-FAX00-1A2581

Friday, June 17, 2005

Sheet 18 of 48

Rev X5.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT

http://hobi-elektronika.net

GPIO[25]: 0= Enable internal 2.5V VRM, 1= Disable internal 2.5V VRM, Internal PU with 20K.

GPIO[7] are in the Main Power Well (Vcc3_3). Pull-ups must use the VCC3_3 plane.

Affected Stepping: A0, A1, B0, B1, B2

Place closely pin E10

Place closely pin A27

COMPAL ELECTRONICS, INC. (KUNSHAN)

ICH6-DMI/PCIE/USB/PM/CLK/GPIO

Bandera-FAX00-1A2581

Friday, June 17, 2005

Sheet 18 of 48

Rev X5.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT

http://hobi-elektronika.net

GPIO[25]: 0= Enable internal 2.5V VRM, 1= Disable internal 2.5V VRM, Internal PU with 20K.

GPIO[7] are in the Main Power Well (Vcc3_3). Pull-ups must use the VCC3_3 plane.

Affected Stepping: A0, A1, B0, B1, B2

Place closely pin E10

Place closely pin A27

COMPAL ELECTRONICS, INC. (KUNSHAN)

ICH6-DMI/PCIE/USB/PM/CLK/GPIO


Bandera-FAX00-1A2581

Friday, June 17, 2005

Sheet 18 of 48

Rev X5.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT



http://hobi-elektronika.net

GPIO[25]: 0= Enable internal 2.5V VRM, 1= Disable internal 2.5V VRM, Internal PU with 20K.

GPIO[7] are in the Main Power Well (Vcc3_3). Pull-ups must use the VCC3_3 plane.

Affected Stepping: A0, A1, B0, B1, B2

COMPAL ELECTRONICS, INC. (KUNSHAN)
ICH6-DMI/PCIE/USB/PM/CLK/GPIO
Bandera-FAX00-1A2581
 Date: Friday, June 17, 2005 Sheet 18 of 48

http://hobi-elektronika.net

GPIO[25]: 0= Enable internal 2.5V VRM, 1= Disable internal 2.5V VRM, Internal PU with 20K.

GPIO[7] are in the Main Power Well (Vcc3_3). Pull-ups must use the VCC3_3 plane.

Affected Stepping: A0, A1, B0, B1, B2

COMPAL ELECTRONICS, INC. (KUNSHAN)
ICH6-DMI/PCIE/USB/PM/CLK/GPIO
Bandera-FAX00-1A2581
 Date: Friday, June 17, 2005 Sheet 18 of 48

http://hobi-elektronika.net

GPIO[25]: 0= Enable internal 2.5V VRM, 1= Disable internal 2.5V VRM, Internal PU with 20K.

GPIO[7] are in the Main Power Well (Vcc3_3). Pull-ups must use the VCC3_3 plane.

Affected Stepping: A0, A1, B0, B1, B2

COMPAL ELECTRONICS, INC. (KUNSHAN)
ICH6-DMI/PCIE/USB/PM/CLK/GPIO
Bandera-FAX00-1A2581
 Date: Friday, June 17, 2005 Sheet 18 of 48

http://hobi-elektronika.net

Intel recomend 0.68W rating.

Stuff use external +2.5V,
No stuff use internal +2.5V

Compal Electronics, Inc.(KunShan)

ICH6-Power

Bandera-FAX00-LA2581

Friday, June 17, 2005

Sheet 19 of 48

Rev X5.0

Size Custom

Date

Document Number

File

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529


530

531


532


533

[illegible]




MINIPCI P#36 BT_ACTIVE: Channel_CLK BT_Priority
MINIPCI P#43 WLAN_ACTIVE: Channel_DATA







Top view




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




USB Over Current




USB Port 0



TPM




USB Port1







PACCESS: The standard should connect to GND, if the pin is connected to VDD, the Force_Clear command is enable. and also used for other features, refer to the TCG.

9/22 is reserved pin. connect to GND



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Strap pin	Pin #	Description
BADDR	33	BASE Address Selection "0": 2E-2F (Default) "1": 4E-4F

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.(KunShan)

File
LPC47N217/FIR


Size
Custom

Document Number
Bandera-FAX00-LA2581



Date
Friday, June 17, 2005






Rev
X5.0

Sheet
30 of 48




Dock BTB conn(MB side)







Charger







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




+3VALWP Choke DCR = 26.5m
DCR'=26.5m *1.27K/(1.27+1.27)K=13.25m
Current limit Threshold Min.=80 mV Mx.=120mV.
 $T_{off}=1/333k*(1-3.3V/19V)=2.48us$
 $\Delta I=3.3V*2.48us/10uH=0.818A$
OCP Min.= 80mV/13.25m - 0.409A= 5.63A min
OCP Max.=120mV/13.25m - 0.409A = 8.65A Max




$T_{off}=1/333k*(1-5V/19V)=2.21us$
 $\Delta I=5V*2.21us/4.7uH=2.35A$
Current limit Threshold Min.=80 mV Mx.=120mV.
OCP Min.= 80mV/11.12m-2.35A/2=6.02A min
OCP Max.=120mV/11.12m-2.35A/2= 9.62A Max



OVP voltage
Li-3S : 13.5V
Batt-OVP=13.5v* 102K/(102K+357K)=3V



Del CPU OTP circuit , cause H/W implement this function
Del PR377,PR378,PR379, PQ41,PR380




+1.8VP OCP

$I_{limit} = (V_{ILM} \cdot 0.1) / R_{ds(on)}$ Delta I=1.155A
 $V_{ILM} = 1.765V$ $R_{ds(on)}$ typ=19.7mOhm, max=24mOhm
 $I_{limit} Min = (1.765 \cdot 0.1) \cdot 0.9 / (24mOhm \cdot 1.3) + 1/2$ Delta I=5.66A
 $I_{limit} Max = (1.765 \cdot 0.1) \cdot 1.1 / (19.7mOhm \cdot 1.3) + 1/2$ Delta I=8.15A

VCCP OCP

$\Delta I = V_o / L \cdot T_{off}$, $T_{off} = T \cdot (1 - V_o / V_{in})$, $T = 1 / 255KHz$
 $T_{off} = 1 / 255KHz \cdot (1 - 1.05V / 19V) = 3.7\mu S$
 $\Delta I = 1.05V / 4.7\mu H \cdot 3.7\mu S = 0.826A$
 $I_{limit} = (V_{ILM} \cdot 0.1) / R_{ds(on)}$
 $V_{ILM} = 2V$ $R_{ds(on)}$ typ=15.5mOhm, max=20mOhm
 $I_{limit} Min = (1.76 \cdot 0.1) \cdot 0.85 / (20mOhm \cdot 1.3) + 1/2$ Delta I=6.16A
 $I_{limit} Max = (1.76 \cdot 0.1) \cdot 1.15 / (19.7mOhm \cdot 1.3) + 1/2$ Delta I=8.31A






D4	D3	D2	D1	D0	D5 = 1	D5 = 0
0	0	0	0	0	1.196	1.788
0	0	0	0	1	1.180	1.692
0	0	0	1	0	1.164	1.676
0	0	0	1	1	1.148	1.660
0	0	1	0	0	1.132	1.644
0	0	1	0	1	1.116	1.628
0	0	1	1	0	1.100	1.612
0	0	1	1	1	1.084	1.596
0	1	0	0	0	1.068	1.580
0	1	0	0	1	1.052	1.564
0	1	0	1	0	1.036	1.548
0	1	0	1	1	1.020	1.532
0	1	1	0	0	1.004	1.516
0	1	1	0	1	0.988	1.500
0	1	1	1	0	0.972	1.484
0	1	1	1	1	0.956	1.468
1	0	0	0	0	0.940	1.452
1	0	0	0	1	0.924	1.436
1	0	0	1	0	0.908	1.420
1	0	0	1	1	0.892	1.404
1	0	1	0	0	0.876	1.388
1	0	1	0	1	0.860	1.372
1	0	1	1	0	0.844	1.356
1	0	1	1	1	0.828	1.340
1	1	0	0	0	0.812	1.324
1	1	0	0	1	0.796	1.308
1	1	0	1	0	0.780	1.292
1	1	0	1	1	0.764	1.276
1	1	1	0	0	0.748	1.260
1	1	1	0	1	0.732	1.244
1	1	1	1	0	0.716	1.228
1	1	1	1	1	0.700	1.212

Delta I=0.0528A REF MAX=2.01V*10K/(10K+90.2K)=0.2005V
REF Min=1.99V*10K/(10K+90.2K)=0.1986V
Ilimit Max=0.2005V*10/1.485m +1/2
Ilimit Min=0.1986V*10/1.515m +1/2
Delta=13.135

Bandera Platform power up sequence with AC



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.(KunShan)

Power Sequence

Document Number

Bandera-FAX00-LA2581

Date: Friday, June 17, 2005

Sheet 40 of 48

Rev X5.0

HW P.I.R LIST---EVT2

Change item	Change reason	Page#	Date	Revision
1. ADD C113 C114 R29 Q29 U6	Motion asked add thermal sensor to monitor Panel and inverter temperature	P14	9/30/04	X09D->X1.0
2. Route SMB_EC_CK2, SMB_EC_DA2 to dock	Motion asked to reading dock temperature	P32	9/30/04	X09D->X1.0
3. Route EN_Dfan1 and FAN_SPEED1 to dock	Motion asked to add this function to control dock fan	P32	9/30/04	X09D->X1.0
4. Swap dock pin	To layout as easily and well as enough	P32	9/30/04	X09D->X1.0
5. Add R319	Per EC team asked reserve ICH6M PME# funtion	P30	9/30/04	X09D->X1.0
6. Connect U5D.Y1 to VCCP	Net connect error	P11	9/30/04	X09D->X1.0
7. Delete SMB_EC_CK2, SMB_EC_DA2 from dock connector	Per Motion asking no need to read dock temperature.	P32	10/12/04	X1.0->X1.1
7. Swap PRSNT1# and PRSNT2# on dock connector	For layout trace to route.	P32	10/12/04	X1.0->X1.1
8. Delete USB port 5 over current signal from dock	Route USB port 4 over current signal to dock	P32	10/12/04	X1.0->X1.1
9. Swap BATT1 PIN	RTC BATT PIN error	P17	10/12/04	X1.0->X1.1
10. Add put down resister R353	Solve the DPRSLPVR signal may not be properly initialized until ICH6-M's core well power rails(Vcc1_5, Vcc3_3) became stable and ICH6-M receives PCI clock issue	P18	11/01/04	X1.0->X1.1
11. Add signal EC_SLP_S4#	Add the EC_SLP_S4# function	P18,P28,P29	11/01/04	X1.0->X1.1
12. Change PCI_PIRQA# to PCI_PIRF#	Sync up with Pecos	P16, P23	11/01/04	X1.0->X1.1
13. Change USBEN# connect point from GPO21 to GPO23	Meet customer specification	P18	11/01/04	X1.0->X1.1
14. Add R368,R369,Q32; Delete R340; connect WL_EN# control signal to GPO21	Meet customer specification	P18, P22	11/01/04	X1.0->X1.1
15. Delete C251,C264,C80,C99,C84,C98,C103,C372,C101,C371, R1158,R1159,Q54,Q55	Meet customer specification	P10,P32	11/01/04	X1.0->X1.1
16. Add U36; delete Q29, C114, R29, U6	Motion asked add thermal sensor to monitor Panel and inverter temperature	P14	11/01/04	X1.0->X1.1
17. Change PHDD_LED# control signal from SW/LED board to M/B and add Q29	SW/LED board do not have +3VS power plane and the signal PHDD_LED# need +3VS as power supplier	P30	11/08/04	X1.0->X1.1
18. Change U4 Power plane from +3VALW/+3VS to VL power plane	EE change request	P6	11/08/04	X1.0->X1.1
19. Change U36 power from +5VS to +3.3VS and will change the U36 to 3.3VCT	Layout need change the power +5VS plane to +3VS plane	P14	11/08/04	X1.0->X1.1
20. Change R216 from 4.7ohm to 4.7Kohm	EE change request, change material but reserve locatioin	P21	11/09/04	X1.0->X1.1
21. Change R242 from 22ohm to 33ohm	EE change request, for impedance matching. Change material but reserve locatioin	P25	11/09/04	X1.0->X1.1
22. Add R240 to GPIO0	EE change request	P25	11/09/04	X1.0->X1.1
23. Add R370 to GPIO1	EE change request for STAC9200 select	P25	11/09/04	X1.0->X1.1
23. Add C371 to FRONT_R	EE change request	P25	11/09/04	X1.0->X1.1
24. Add C372 to FRONT_L	EE change request	P25	11/09/04	X1.0->X1.1
25. Change net name	EE change request	P14/P31	11/10/04	X1.0->X1.1
26. Delete signal WRBT_ICH	EE change request	P18	11/10/04	X1.0->X1.1
27. Delete R185	It is the signal WRBT_ICH pull up resister, it should delete together with WRBT_ICH	P18	11/10/04	X1.0->X1.1
28. Move signal	Move signal M_SEN# from U13.R3(GPIO27) to U13.AE19(GPI7)	P18	11/10/04	X1.0->X1.1
29. Delete R163	Signal KBRST# pull up resister have reduplicate	P17	11/10/04	X1.0->X1.1
30. Delete R180	Signal EC_SMI# pull up resister have reduplicate	P18	11/10/04	X1.0->X1.1



HW P.I.R LIST---EVT2

Change item	Change reason	Page#	Date	Revision
31. Delete R168	Signal AC97_RST_R# pull up resister have reduplicate	P17	11/10/04	X1.0->X1.1
32. Move control signal	Sync up with Pecos, move USBEN# signal from ICH6 to EC	P18/P28/P29	11/10/04	X1.0->X1.1
33. Add control signal	Add signal DIGI_FWE to U13.V3(GPIO24) and connect to JP32.9	P14/P18	11/10/04	X1.0->X1.1
34. Change material P/N	Change U33 P/N from SA02026000L to SA020620000	P27	11/10/04	X1.0->X1.1
35. Add FPR power control MOS	Add FPR power control MOS Q34 and FPR_PWRON control signal connect to EC	P28/P29/P30	11/10/04	X1.0->X1.1
36. Move control signal	Move control signal SSBTN from U28.98 to U28.90	P29	11/10/04	X1.0->X1.1
37. Add C251	Add C251 to net MAX6509OUT#	P6	11/11/04	X1.0->X1.1
38. Change R54,R55 resistance from 10K ohm to 1K ohm	Change R54,R55 resistance from 10K ohm to 1K ohm but do not change they location	P8	11/11/04	X1.0->X1.1
39. Delete R44, R45	EE change request	P8	11/13/04	X1.0->X1.1
40.Change signal WL_EN# to WL_EN	WL_EN signal valid should active high	P18/P22	11/13/04	X1.0->X1.1
41. Delete signal EC_RXD	EE change request	P28	11/13/04	X1.0->X1.1
42. Move signal EC_TXD	EE change request	P28	11/13/04	X1.0->X1.1
43. Move signal PRST1#	Move signal PRST1# from U27.34 to U27.89	P28	11/13/04	X1.0->X1.1
44. Move signal PRST2#	Move signal PRST2# from U27.35 to U27.90	P28	11/13/04	X1.0->X1.1
45. Add control signal	Add control signal EC_DIS_INTMIC	P28	11/13/04	X1.0->X1.1
46. Update Power Sequence	Update power sequence	P42	11/13/04	X1.0->X1.1
47. Add GigaLAN_RST# to Dock board	EE change request	P32/P28/P29	11/16/04	X1.0->X1.1
48. Add R339, R371, C385	Signal TXD+- EA test fail and Realtech suggest add these components	P24	11/17/04	X1.0->X1.1
49. Delete C228,C230,C229,C231,R213,R341,R214,C235,U17,R209,R212,Q18,U18,C236	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P21	11/19/04	X1.0->X1.1
50. Change R28: 1K_0402_5%--->1M_0402_5%	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P21	11/19/04	X1.0->X1.1
51. Change R216: 4.7K_0402_5%--->100K_0402_5%	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P21	11/19/04	X1.0->X1.1
52. Change R219: 1M_0402_5%--->10K_0402_5%~D	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P21	11/19/04	X1.0->X1.1
53. Change RP17: 4.7K_0804_8P4R_5%--->10K_1206_8P4R_5%	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P21	11/19/04	X1.0->X1.1
54. Add R180,Y3,C80,C84,L32,L33,U6,Q35,C391,C396,C416,C417C361,C386,C387,C418,R372,R341,R168,Q16,C264,R163	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P21	11/19/04	X1.0->X1.1
55. Delete SD Clock signal: CLK_48M_SD&CLK_PCI_SD and its serial resistor: R87,R96	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P21	11/19/04	X1.0->X1.1
56. Connect USB5+- to SD controller	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P18/P21	11/19/04	X1.0->X1.1
57. Delete SD signal SDC_PME#	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P30	11/19/04	X1.0->X1.1
58. Delete SD control signal: LPC_DRQ1#	Change the SD controller from W83L518D to Alcor 6369 and circuit need change	P17	11/19/04	X1.0->X1.1
59. Add PQ26,PQ23,PC162,PR187,PR163	Add DOCK_IN power control fuction	P32	11/19/04	X1.0->X1.1
60. Add SD controller W83L528D circuit	Add the W83L528D as the SD card controller	P22	11/23/04	X1.0->X1.1
61.Delete the Touch Screen function, please refer the attached Word file	For the following reason:1. PCB do not have enough space to placement and layout; 2. not use this function	P22	11/23/04	X1.0->X1.1
62.Change LCD_Digitizer_cable;BlueTooth_Cable; FPR_Mic_Cable pin define	For the cable wire can be more tidiness and some signal define change	P14/P23/P31	11/23/04	X1.0->X1.1



HW P.I.R LIST---DVT1

Change item	Change reason	Page#	Date	Revision
1. Change R89 Resistance from 12ohm to 33ohm but location do not change	According to the Intel Design Guide the clock USB_48MHz should serial a 33ohm resistor	P13	04-12-13	X1.1A->X02
2. Add pull up resistor R293 to KSI_USER	This signal is high level voltage valid and should pull up so that the EC do not submit miss order	P28	04-12-13	X1.1A->X02
3. ADD R374	For cost down concern (after test verify try to remove Q21)	P30	04-12-13	X1.1A->X02
4. Change R373 net connect	EC Team suggest change the schematic for cost down (after test verify try to remove U30)	P30	04-12-13	X1.1A->X02
5. Delete: U6,Q16,Q35,R219,R28,R168,R341,R372,R29,R163,C391,C396,C416,C417,C361,C386,C264,C387,C80,C84,C418	After verify the AU6369 function and delete this USB SD controller interface	The page have been deleted	04-12-13	X1.1A->X02
6. Change USB5+_net to NC	Due to the USB5+_net connect to AU6369 and should delete together with AU6369	P18	04-12-13	X1.1A->X02
7.Delete: R180,R207,R389,R391,R393,R395,R397,R399,R401	Due to these select resistor only connect SD controller AU6369 to SD card socket and should delete together with AU6369	P21	04-12-13	X1.1A->X02
8.Add R298,R341,R273,R372	1.Add R298 to pin1:STAC9758 need connect to GND but STAC9200 NC; 2.Add R341to pin4:STAC9758 need connect to GND but STAC9200 NC; 3.Add R273 to pin25:STAC9758 need connect to GND but STAC9200 NC. 4. Add R372 to pin40:STAC9758 need connect to GND but STAC9200 NC;	P25	04-12-13	X1.1A->X02
9.Delete R206,R208,R390,R392,R394,R396,R398	Because only use W83L528D as SD card controller and do not need this select resistor	P21	04-12-13	X1.1A->X02
10.Change U11 PCB Footprint from TPS2043A_SO16 to PI5V330Q_QSOP16	Because the material have change but the PCB Footprint error and need change	P15	04-12-13	X1.1A->X02
11.Add Bridge Battery Power net: Bridge_PWR	Layout request	P33	04-12-13	X1.1A->X02
12.Change JP32 pin31,pin32,pin33,pin34 from DUMMY to GND and add these pin define to the schematic	Layout request	P14	04-12-15	X1.1A->X02
13.Change JP15 pin21,pin22 from DUMMY to GND and add these pin define to the schematic	Layout request	P30	04-12-15	X1.1A->X02
14.Change JP14 pin23,pin24,pin25,pin26 from DUMMY to GND and add these pin define to the schematic	Layout request	P30	04-12-15	X1.1A->X02
15.Add CLK_PCIE_P2/N2 signal from U40 toDock; add the clock serial resistor R168, R163 and pull high resistor R180,R207	The new added pair PCIE need clock signal	P13/P32	04-12-15	X1.1A->X02
16.Add PCIE_RXN2,PCIE_RXP2; PCIE_TXN2,PCIE_TXP2 from ICH6 to DOCK	DOCK board need add one pair PCIE signal for transmit and receive	P18/P32	04-12-15	X1.1A->X02
17.Change the H2,H6 PCB footprint from H_S315D110 to H_S354B315D110	Layout request	P7	04-12-15	X1.1A->X02
18.Change the H7,H8,H9,H10 PCB footprint from H_S315D154 to H_S315B184D154	Layout request	P7	04-12-15	X1.1A->X02
19.Change the H11 PCB footprint from H_S276D98 to H_T138B275D98	Layout request	P7	04-12-15	X1.1A->X02
20.Change the H16 PCB footprint from H_S276D150 to H_S276D98	Layout request	P7	04-12-15	X1.1A->X02
21.Add H18	Layout request	P7	04-12-15	X1.1A->X02
22.Change SRCCLKT5/SRCCLKT5# net name from SRC6/SRC6# to SRC5/SRC5#	Net name not match and need change	P13	04-12-15	X1.1A->X02
23.Change SRCCLKT6/SRCCLKT6# net name from SRC5/SRC5# to SRC6/SRC6#	Net name not match and need change	P13	04-12-15	X1.1A->X02
24.Add FD1,FD2,FD3,FD4,FD5,FD6,FD7,FD8	Per DFX and SMT engineer request	P7	04-12-15	X1.1A->X02
25.Change JP5 pin16,pin17 from DUMMY to GND and add these pin define to the schematic	Layout request	P15	04-12-16	X1.1A->X02
26.Change PJPD1 pin4,pin5 from DUMMY to GND and add these pin define to the schematic	Layout request	P34	04-12-16	X1.1A->X02
27.Change PCIE_TXP2 from JP29.22 to JP29.16	Layout request	P31	04-12-16	X1.1A->X02
28.Change PCIE_TXN2 from JP29.24 to JP29.18	Layout request	P31	04-12-16	X1.1A->X02
29.Change PCIE_RXP2 from JP29.28 to JP29.22	Layout request	P31	04-12-16	X1.1A->X02
30.Change PCIE_RXN2 from JP29.30 to JP29.24	Layout request	P31	04-12-16	X1.1A->X02
31.Change CLK_PCIE_P2 from JP29.22 to JP29.28	Layout request	P31	04-12-16	X1.1A->X02
32.Change CLK_PCIE_N2 from JP29.22 to JP29.30	Layout request	P31	04-12-16	X1.1A->X02

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.(KunShan)

HW change list

Size Custom Document Number
Bandera-FAX00-LA2581 Rev X5.0
Date: Friday, June 17, 2005 Sheet 43 of 48

HW P.I.R LIST DVT1

<http://hobi-elektronika.net>

Change item	Change reason	Page#	Date	Revision
33.Change JP15 P/N from SP010002100 to SP010002800	Material P/N error according to EVT2 BOM	P30	04-12-18	X1.1A->X02
34.Add WL_BTN pull high resistor R380 to +3VS	Because the WL_BTN signal is low voltage valid and need pull high to prevent the signal misact	P28	04-12-18	X1.1A->X02
35.Change R329 pull up power plane from +3VS to +3VALW	After verify this action can solve the LCD flash when the AC adaptor plug in issue	P14	04-12-18	X1.1A->X02
36.Change LAN_WAKE pull up resistor R183 value from 5.1Kohm to 1Kohm and do not change the location	Meet Intel specification	P18	04-12-18	X1.1A->X02
37.Add Q35 to control the PQ23, PQ26 gate through PRSNT2# control Q35's gate	Solve the DOCK_IN power work abnormal issue	P32	04-12-18	X1.1A->X02
38.Change the C366 value from 0.22U to 2.2U and the location do not change	To improve the INT_MIC1 tone quality	P30	04-12-20	X1.1A->X02
39.Add R206,C144	To improve the INT_MIC1 tone quality	P30	04-12-20	X1.1A->X02
40.Add ICH_SMBDATA and ICH_SMBCLK to DOCK	DOCK test board new design need add this signal	P32	04-12-20	X1.1A->X02
41.Add ,R215R467,R468,C84,C97,C98,JP8,Q36,D13	To solve the EAX00 thermal issue	P20	04-12-22	X1.1A->X02
42.Change PM_BATLOW# signal connection from KB910L pin80 KB910L pin44	Need KB910L pin80 to control FAN circuit	P28	04-12-22	X1.1A->X02
43.Change WL_BTN# signal connection from KB910L pin33 to pin102	Need these KB910L pin33 to control FAN circuit	P28	04-12-22	X1.1A->X02
44.Add FAN_SPEED2 signal to 910L pin33/910Q pin176	The FAN need speed feedback signal to let EC know the FAN speed	P28/P29	04-12-22	X1.1A->X02
45.Add EN_DFAN2 signal to 910L pin80/910Q pin102	The EC need a FAN enable signal to control FAN speed	P28/P29	04-12-22	X1.1A->X02
46.Change U4 P/N from SA06509000L to SA065090000	The material need change from for Dell only to normal material	P6	04-12-22	X1.1A->X02
47.Change U1 P/N from SA805360220(1.1G) to SA000008800(1.2G)	New material try run	P5/P6/P7	04-12-22	X1.1A->X02
48.Change WL_BTN#,KSL_USER#,GATEA20,KBRST# pull high power plane from +3VS to +3VALW	Meet the EC specification	P28	04-12-22	X1.1A->X02
49.Change DOCK CRT net name from 3VDDCDA/3VDDCCL to 3VDDCDA_R/3VDDCCL_R	DOCK test board new circuit design need change these signals net name to match the circuit	P15/P32	04-12-22	X1.1A->X02
50.Add CLKREQ# signal from DOCK new card to U40 pin33 (SRCCLKT6/CLKREQA#) and add this signal serial resistor R208 and pull high resistor R216	The DOCK new card need this signal to request clock generator submit clock signal to new card	P13/P32	04-12-22	X1.1A->X02
51.Change the SD connector from SP07M001500(14pin) to SP070005P00(16pin)	Old SD connector do not support SDIO and need change to new connector to support SDIO	P21	04-12-22	X1.1A->X02
52.Delete Q35;add Q40,Q41,R389,C99	Solve the DOCK power control MOS Q35 no control function issue	P32	04-12-22	X1.1A->X02
53.Delete the R400	It is used to select W83L528D signal WR_PT# in EVT2, should delete because the AU6369 is removed	P21	04-12-22	X1.1A->X02
54.Add U40 pin56 PC1CLK2/SEL_CLKREQ pull high select resistor R217 or pull down select resistor R209	The PC1CLK2/SEL_CLKREQsignal need double check and we keep this two selection	P13	04-12-22	X1.1A->X02
55.Delete the HOT_PLUG control signal	The signal HOT_PLUG do not use and the GPIO pin can be used for other function	P28/P29	04-12-22	X1.1A->X02
56.Move signal EC_DIS_INTMIC from KB910L pin35 to pin49	KB910L pin35 need reserver for other function	P28	04-12-22	X1.1A->X02
57.Move signal EC_DIS_INTMIC from KB910Q pin43 to pin4	Match the KB910L and KB910Q pin definition	P29	04-12-22	X1.1A->X02
58.Add signal EC_RXD to KB910L pin35 and KB910Q pin106	Add this signal for EC test	P28/P29	04-12-22	X1.1A->X02
59.Move DREF_SSCLK/SSCLK# from U40 pin17/18 to pin22/23	Layout requestion	P13	04-12-22	X1.1A->X02
60.Move CLK_MCH_3GPLL/3GPLL# from U40 pin19/20 to pin17/18	Layout requestion	P13	04-12-22	X1.1A->X02
61.Move CLK_PCIE_ICH/ICH# from U40 pin33/32 to pin19/20	Layout requestion	P13	04-12-22	X1.1A->X02
62.Move CLK_PCIE_P2/N2 from U40 pin24/25 to pin26/27	Layout requestion	P13	04-12-22	X1.1A->X02
63.Add L32,C361,C229	To improve the INT_MIC1 tone quality	P30	04-12-23	X1.1A->X02
64.SD card controller signal SDD3 need pull up to +3VS	According to the W83L528D new version design guide need add this pull high resistor connect to +3VS	P21	04-12-23	X1.1A->X02
65.Change R376,R378 resistance from 47Kohm to 4.7Kohm	According to the W83L528D new version design guide need change R376 and R378 resistance	P21	04-12-23	X1.1A->X02
66.Add R218,R219 to control W83L528D power plane select	Use these two resistor to control W83L528D power plane select and will verify the SD card function in DVT1	P21	04-12-23	X1.1A->X02
67.Add R220,R293 to control CARD_DET_W# pull up power plane selection	Use these two resistor to control CARD_DET_W# pull up power plane select and will verify the SD card function in DVT1	P21	04-12-23	X1.1A->X02
68.Add pull up resistor R394 to U41 pin61	According to the W83L528D new version design guide need add this resistor to pull high U41 pin61	P21	04-12-23	X1.1A->X02

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.(KunShan)

HW change list

Size: X5.0
 Date: Friday, June 17, 2005
 Sheet: 44 of 48
 Document Number: **Bandera-FAX00-LA2581**
 Rev: X5.0

HW P.I.R LIST DVT2

<http://hobi-elektronika.net>

Change item	Change reason	Page#	Date	Revision
1. Delete C35	According to Power consideration that how many bulk caps of bulk caps needed depend on the measurement of load-line and power team suggest to delete C35 after test verify.	P7	05-01-04 DVT1 MEMO CHANGE	X02->X3.0
2. Change net DREF_SSCLK connect from R118.2 to R113.2; Change net DREF_SSCLK# connect from R120.2 to R115.2; Change net CLK_MCH_3GPLL connect from R113.2 to R118.2; Change net CLK_MCH_3GPLL# connect from R115.2 to R120.2	According to Intel Datasheet 915g_gv_gl_p the clock signal CLK_MCH_3GPLL/3GPLL# should sync with SRCCLK and CV140 pin17/18 is LVDS signal and not sync with SRCCLK, so need change the relative signal connection.	P13	05-01-07	X02->X3.0
3. Change GATE20 and KBRST# pull up power plane from +3VALW to +3VS	According to Intel ICH6 datasheet the ICH6 signal A20GATE and RCIN should connect to +3VS so that S3cold and S4/S5 can work normally	P28	05-01-07	X02->X3.0
4. Change L12,L13,L14 value from 80 Ohm@100MHz to 11 Ohm@100MHz; Change C164,C165,C166 value from 10pF to 6.8pF	After test verify the VGA RGB filter component value change can improve the VGA signal quality	P15	05-01-18	X02->X3.0
5. Change R389 resistance from 100Kohm to 300Kohm and the location not change; Add R395 to add another control selection and this resistor can keep DEPOP; Add PR176 to load voltage for the Q42 gate open or close	This design change can solve the DOCK power control circuit can not work normally issue after test verify.	P32	05-01-20	X02->X3.0
6. Change SRC3/SRC3# net name to SRC4/SRC4#	Net name not match the clock generator pin name and need change	P13	05-01-20	X02->X3.0
7. Change board ID from version2(for DVT1) to version3(for DVT2)	New version build need change new board ID control	P29	05-01-20	X02->X3.0
8. EC part: Change signal PSCLK1 net name to WLAN_LINK_WL, Change signal PSDAT1 net name to WLAN_ACTIVE_WL, Change signal PSCLK2 net name to WLAN_LED; MiniPCI conn JP27 part: pin11 net name change from WL_LED to WL_ACTIVE_WL; pin12 connect to WL_LINK_WL; SW/LED conn JP14: pin10 net name change from WL_LED to WLAN_LED.	Solve the Wireless LAN LED does not operate properly issue	P28/P29/ P30	05-01-24	X02->X3.0
9. U41pin61 signal XDPWR# add pull down resistor R396	Add MMC select solution: signal XDPWR# pull up support MMC; signal XDPWR# pull down disable MMC	P21	05-01-24	X02->X3.0
10. Change signal EXTROMSEL# pull up (R381) or pull down (R382) select resistor resistance from 100K to 4.7K ohm and the location do not change	According to the W83L528D B version design guide need change these resistor resistance (signal EXTROMSEL# pull up select EEPROM;signal EXTROMSEL# pull down do not select EEPROM)	P21	05-01-24	X02->X3.0
11. Change R377 resistance value from 47K to 4.7Kohm	According to the W83L528D B version design guide need change these resistor resistance	P21	05-01-24	X02->X3.0
12. Add D14,D15,D16,D17 as USB port0 and port1 signal Switching diode	USB signal need add Switching diode to keep it in a stable voltage range when the USB device plug or evulse.	P27	05-01-26	X02->X3.0
13. Delete KB910Q	After confirm with customer delete the KB910Q and only use KB910L in DVT2	The page have been deleted	05-02-04	X02->X3.0
14. Add +3VS power to DOCK conn(JP29 PIN10)	LS2584 quick switch need +3VS power supply	P31	05-02-04	X02->X3.0
15. Add Q16,R260,R285,C159; change DISPOFF# pull up power plan from +3VALW to +3VS	Solve the LCD flash when plug in AC addaptor issue	P14	05-02-19	X02->X3.0
16. Add L19 and this location not populate	For save power consumption and cost down concern	P25	05-02-20	X02->X3.0
17. 1. Change C161, C162, C163 value from 22PF to 10PF 2. Change C164, C165, C166 value from 6PF to 10PF 3. Change L12, L13, L14 value from 11ohm@100MHz to 40ohm@100MHz 4. Change REFSET pull down resistor from 255ohm to 232ohm	According to Customer test this change can improve the VGA signal quality	P15/P10	05-03-08	X02->X3.0
18. 1. Change C306/C307 value from 1uF to 0.1uF 2. Change R249 value from 34.8Kohm to 20Kohm 3. Change R250 value from 1Kohm to 20Kohm 4. Add C348&C386 and do not populate in DVT2	After test verify the circuit change can improve the speaker volume	P26	05-03-08	X02->X3.0
19. Add Q35, R399 to switch DOCKEN signal to CLKREQB# used as quick switch control and Giga LAN clock request signal	Add quick switch to solve the USB show over current message when plug DOCK test board issue, need add thissignal to control quick switch; BIOS asked add clock request function for Giga LAN.	P13/P15/ P28/P31	05-03-08	X02->X3.0
20. Add 5.1Kohm pull down resister on MB,1Kohm pull up to VDDA on Dock	Sync with Pecos design change	P31	05-03-09	X02->X3.0
21. Add JP25 on MB	Add thermal sensor to monitor the HDD temperature and connect the sensor signal through FFC to MB connector	P20	05-03-10	X02->X3.0
22. Dispart MB/DOCK co-use signal HP_OUT_L/R 1. U22 pin39/41 as MBHP_OUT_L/R connect to MB HP OUT/MIC IN 2. U22 pin35/36 as DOCKHP_OUT_L/R connect to DOCK HP OUT/MIC IN and add 0ohm resister R286,R287,R288,R398 3. Signal DOCK_MIC connect to U22 pin18/19 and add C387	Reserve FRONT_L/FRONT_R for Dock Headphone.	P25	05-03-12	X02->X3.0
23. Add PJP14 and not populate in DVT2	Reserve for cost down	P31	05-03-12	X02->X3.0
24. Add F1	Compal safty engineer request	P15	05-03-15	X02->X3.0
25. Add Q44, Q48, R400, C264, PJP19	Control LAN power gate to reduce power consumption	P23	05-03-15	X02->X3.0
26. Add Q45, Q46, R401, C416, PJP17	Control Wirelesse LAN power gate to reduce power consumption	P22	05-03-25	X02->X3.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

**Compal Electronics, Inc.(KunShan)**

File
Title
Size
Custom
Document Number
Date
Friday, June 17, 2005
Sheet
45
of
48
Rev
X5.0

HW change list

Bandera-FAX00-LA2581

HW P.I.R LIST DVT2

Change item	Change reason	Page#	Date	Revision
27. Add Q42, Q47, R402, R403, R404, C417, PJP18	Control BT power gate to reduce power consumption	P22	05-03-15	X02->X3.0
28. Add Q49, Q50, R405, C418, PJP20	Control SD chip power gate to reduce power consumption	P21	05-03-16	X02->X3.0
29. Chang C172, C173 value from 12pF to 15pF	After verify this action can solve the RTC time issue	P17	05-03-17	X02->X3.0
30. +5VS power plane add C69 (220uF); delete C395(10uF)	Solve trinity cold dock re-booting issue	P32	05-03-17	X02->X3.0
31. Add C406	According to the W83L528D B version design guide need use XDLED as SD LED signal	P21	05-03-17	X02->X3.0

HW P.I.R LIST PVT

Change item	Change reason	Page#	Date	Revision
1. Delete D14, D15, D16, D17; Add D25, D26 (Change material)	To improve USB ESD protect	P27	05-04-25	X3.0->X4.0
2. Add R407, R408	Solve the signal Digi_FWE leak power issue	P14	05-04-25	X3.0->X4.0
3. Add Q51, Q52, R410, R411	Solve battery can not charge normally when system is shut down issue. (Because the HDD thermal monitor used SMBus is same as battery SMBus --> SMB_EC_CK1/DA1, when the system is shut down the HDD thermal monitor cause the battery SMBus error)"	P20	05-04-25	X3.0->X4.0
4. Add R409 connect PCI_AD18 to IDSEL16	BIOS team can control this signal directly	P22	05-05-25	X3.0->X4.0
5. Change Q16 power from +LCDVDD (3V) to +5VS	Solve Q16 can not fully turn on issue	P14	05-04-29	X3.0->X4.0
6. Add U39, R412	For save SD controller power consumption concern (when do not use SD card to cut off the signal CLK_PCI_SD to SD controller chip can save much SD controller power consumption)	P21	05-05-06	X3.0->X4.0
7. Delete Q48, R400, C264, Q44;Add Q54, R414, R421, C424, Q55; U17, R274	To improve LAN power consumption function	P23	05-05-06	X3.0->X4.0
8. Add R419, R415 to control VDDA power; Add PJP21, Q53, Q56, R413, R417, C419 to control +3VS_VDDC power; Add U25, R416 to control signal AC97_RST#	For save Audio power consumption concern	P25	05-05-06	X3.0->X4.0
9. Change U24 power from VDDA to +5VALW	Solve signal MUTE#/HP_PLUG# leak power to VDDA issue	P26	05-05-06	X3.0->X4.0
10. Add Q44, R418, C101, PR179	Solve gain chager can not chager issue	P31	05-05-09	X3.0->X4.0
11. Add R395, C230	To improve this signal quality	P15	05-05-09	X3.0->X4.0
12. Add C391, C231, C234, C33, R420 and change C349 value from 0.22U to 2.2U	To improve this signal quality and balance it with INT_MIC1	P29	05-05-09	X3.0->X4.0
13. Add D27	Add ESD protect diode to prevent ESD damage EC	P14	05-05-09	X3.0->X4.0
14. Connect signal CARD_DET_W# from SD controller to EC (U27.48)	EC can use signal CARD_DET_W# to control SD controller	P21/P28	05-05-09	X3.0->X4.0
15. Delete Q45, Q46, R401, C416	Do not need this control circuit to control W/L power because cut off the W/L power can cause system hang up	P22	05-05-09	X3.0->X4.0
16. Add U28	To save power when system do not use TPM function	P28	05-05-09	X3.0->X4.0


HW P.I.R LIST MP

1. Delete: PJP20,Q50,Q49,R405,C418;Change all +3VS_SD to +3VS power plan	SD controller power save can be controlled by enable/disable SD clock and do not need this power control circuits	P21	05-05-27	X4.0->X5.0
2. Add R323	Reserver the 0ohm resistor for debug	P21	05-05-27	X4.0->X5.0
3. Swap CARD_DET_W_EC# from EC pin48 to EC PIN96	910L pin48 is HW strap pin, low active, SD card detect signal pull low this pin while boot so that make EC go into test mode.	P28	05-05-27	X4.0->X5.0
4. Connect JP29 un-connect pin to GND	Connect JP29 un-connect pin to GND can improve DOCK EML.	P31	05-05-27	X4.0->X5.0
5. Delete: PJP14,PQ26,PQ23,PC162,PR187,PR163,R389,Q41,C99,PR176, Q40,Q44,C101,R418,PR179	After verify found these circuits no need.	P31	05-05-31	X4.0->X5.0
6. Change SRC5/5# control signal from CLKREQB# to CLKREQA#; Add R389, R405, R218; Swap JP29 CLKREQA# and CLKREQB# signal name for these two signal control function change.	Main source IDT CV140 SRC1~7/1~7# can control by CLKREQA# or CLKREQB#, MP use CLKREQA# control; 2nd source Silego SLG84443 SRC1,3,4/1#,3#,4# can control by CLKREQB# and SRC2,5/2#,5# can control by CLKREQA#.Use CLKREQA# control SRC5/5# can meet CV140 and SLG84443 specification.	P13/P15/P31	05-06-10	X4.0->X5.0
7. Add Q40	Found glitch on VRMPWRGD, so add MOS gating this glitch.	P18	05-06-13	X4.0->X5.0
8. Delete R218, R219	Winbond B2 and up no support standby power, all power pins are connected inner the chip, so delete standby power. And large power trace in the same time.	P21	05-06-13	X4.0->X5.0
9. Add R418	To improve the signal SDCLK quality	P21	05-06-13	X4.0->X5.0

PWR P.I.R LIST

http://hobi-elektronika.net

Change item	Change reason	Date	Revision
1. PC262 from SE071101K10 change to SE071101K00	SE071101K10 is A34 part.		
2. PR98 from SD034715200(71.5K) change to SD034137200(13.7K) Add PR182 SD034100300(100K)	Improve Vccp O.C.P to 8.5A.		
3. PR46 from SD014113100(1.13K) change to SD013820000(820) PR47 from SD014402000(402) change to SD014732000(732)	Improve +3VALW O.C.P to 6.2A		
4. PR50 from SD014113100(1.13K) change to SD034124100(1.24K) PR53 from SD014402000(402) change to SD014442000(442)	Improve +5VALW O.C.P to 7.2A		
5. PC53 from SE026474KT6(0.47uF)change to SE135105M00(1uF/16V) PR382 from SD028470200(47K) change to SD028220300(220K) Del PC54 SE033105Z08	Improve +5VALW/+3VALW turn on timing.		
6. PR190 from SD034324200(32.4K) change to SD034348200(34.8k) PC161 from SE074102K00(1000P/50V) change to SE025102K04(1000P/50V)	Improve charge current to 1.68A.		
7. Del PR377 SD034169200(16.9K),PR378 SD034100300(100K), PR379 SD028200400(2M),PR380 SD02847020(47K),PQ41 SB301150000(DTC115EA) Add PR394 SD0134702T5(47K)	Del Power CPU O.T.P circuit that H/W has built by U4 Max6509		
8. PC48 from SGA20151320(150U/18mOhm) change to SGA20221210(220U/25mOhm) PC51 from SGA20151320(150U/18mOhm) change to SGA20221210(220U/25mOhm)	SGA20221210 (220U/6V 25M OHM) cheaper than SGA20151320 (150u/6V 18m ohm)		
9. Del PR151 SD028000000	Improve charge voltage to 12.6V.		
10. PC61 from SE142475K00(4.7U/25V) change to SE114106K00(10U/6.3V) PC57 from SE142475K00(4.7U/25V) change to SE114106K00(10U/6.3V) PC58 from SE021226Z00(22U/16V) change to SE077226M10(22U/6.3V)	For cost down		
11. PR99 from SD034490000(449) change to SD034300000(300)	Improve VCCP voltage to 1.05V		
12. PU4 from SA000009700(SC1404) change to SA019020000(MAX1902) PR46 from SD013820000(820) change to SD014127100(1.27K) Add PC44 SE071470J00(47P/50V) Add PR48 SD034100400(1M) PR47 from SD014732000(732) change to SD014127100(1.27K) PC45 from SE135105M00(1U/16V) change to SE026474KT6(0.47U/16V) PR51 from SD028000000(0) change to SD028620000(620) Add PC47 SE071101J00(100P/50V) Add PR55 SD034332100(3.32K) Del PC261 SE068101K00(100P/25V) Add PR395 SD028100200(10K) PR59 from SD028100300(100K) change to SD028470200(47K) Del PR58 SD028200300(200K) Del PR67 SD028200400(2M) PC49 from SE074102K00(1000P/50V) change to SE074681K00(680P/50V) Del PR389 SD028000000(0) Add PR56 SD028000000(0) Add PC43 SE071470J00(47P/50V) Add PR49 SD034200400(2M) PR50 from SD034124100(1.24K) change to SD034154100(1.54K) PR53 from SD014442000(442) change to SD034698000(698) PC46 from SE135105M00(1U/16V) change to SE026474KT6(0.47U/16V) Add PC52 SE071101J00(100P/50V) Add PR57 SD028102200(10.2K) Del PC262 SE071101K00(100P/50V) Add PR396 SD028100200(10K) PC48, PC51 from SGA20221210(220U/25m) change to SGA20151330(150U/45m) Add PR43 SD011220AT7(22) Add PC33 SE028471K01(470P/100V)	3V/5V/12V PWM IC from SC1404 change to MAX1902, need change these componemts	04-12-28	



Compal Electronics, Inc.(KunShan)

Power change list

Size Custom Document Number **Bandera-FAX00-LA2581** Rev X5.0

Date: Friday, June 17, 2005 Sheet 47 of 48

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

PWR P.I.R LIST

Change item	Change reason	Date	Revision
13. PC48 from S6020151330(150uF/45mOhm) change to SGA20221210(220uF/25mOhm) PR55 from SD034332100(3.32K) change to SD000006500(3.16K)	To improve battery mode 3.3VALWP dynamic ripple voltage. (Cut in MAX1902 on DVT-1)	05-03-07	
14. PC51 from S6020151330(150uF/45mOhm) change to SGA20221210(220uF/25mOhm) PR57 from SD034105200(10.5K) change to SD034100200(10K)	To improve battery mode 5VALWP dynamic ripple voltage. (Cut in MAX1902 on DVT-1)	05-03-07	
15. PC32 from SE142475K00(4.7uF/1206) change to SE065106K00(10uF/1210)	To improve 12VALW boost ceramic capacitor PC32 4.7uf/25v 1206 resonance when battery light load.	05-03-07	
16. PR168 from SD014634200(63.4K) change to SD014562207(56.2K)	Battery cell capacity from 2400mAh change to 2600mAh that charge current need to modify from 1.68A to 1.8A.	05-03-10	
17. PR132 and PR129 from SD028300000(300/0603/5%) change to SD028560000(560/0603/5%)	For meet RTC battery charge current specification. (3.3V-0.2V-2V)/ 1.2K (560 ohm * 2) <=1mA	05-03-07	
18. PR17 from SD034499300(499K) change to SD034412300(412K) PR20 from SD034499300(499K) change to SD034634300(634K) PR25 from SD034191300(191K) change to SD034140300(140K)	To improve Bridge Battery turn off voltage from 6.5V to 5.5V	05-03-10	

PWR P.I.R LIST MP

1. PT1 from SH136100020 (N1:N2 =1:1.8) change to SH000004V80 (N1:N2 =1:2)	Reduce power consumption about 0.13W when battery only on S3 mode.	05-06-13	
2. PR119 pull high voltage source from +3VALW change to +3VS.	To solve VRMPWRGD 430mV of back drive with system off.	05-06-13	