

UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

Intel PCH(Panther Point)

DY :NotInstalled

UMA:UMA platform installed

OPS:Optimus

HR:Huron River

CR:Chief River

V: V-Series installed

<Core Design>

緯創資通

Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

Cover Page

Size

A4

Document Number

LA480


Rev

SD

Date: Friday, January 06, 2012

Sheet 1 of 103

Block Diagram (UMA/Optimus co-lay)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

File

Block Diagram

Size

Document Number

LA480

Date:

Friday, January 06, 2012

Sheet

2 of 103

Rev

SD

PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	X
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	Intel GBE LAN / LAN
LANE7	X
LANE8	Express Card

USB Table port9 is debug port

Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	New Card

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV
Device		Address Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	N/A
3	N/A
4	ODD
5	ESATA

緯創資通

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size A3

Document Number LA480

Rev SD

Date: Friday, January 06, 2012


Sheet 3 of 103

SSID = CPU

01.00IVY.000 IVY BRIDGE ORCAD SYMBOL.

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

File		CPU (PCIE/DMI/FDI)	
Size	A3	Document Number	LA480
Date:	Friday, January 06, 2012	Sheet	4 of 103
Rev	SD		


SSID = CPU





DEL U501
DEL R519
DEL C503
DEL R517
DEL R515

ASM R510
ASM R509


Disabling GPU:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistorpower (~15 mw) may be wasted.




In order to minimize resistance, use thick traces to route all COMP signals, use 10-mils wide trace for routing less than 500 mils, or 20-mils wide trace for routing between 500 mils and 1000 mils. Keep 20-mils spacing to any other signals in order to minimize crosstalk.



SSID = CPU



SANDY
62.10055.421
2nd = 62.10040.771




SANDY
62.10055.421
2nd = 62.10040.771

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (DDR)	
Size	Document Number	Rev		SD
A3	LA480			
Date:	Friday, January 06, 2012	Sheet	6	of 103


SSID = CPU




PEG Static Lane Reversal - CF62 is for the 16x	
CF62	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port




PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 19: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 81: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 90: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CF67	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y25 VCC
Y24 VCC
Y23 VCC
Y22 VCC
Y21 VCC
Y20 VCC
Y19 VCC
Y18 VCC
Y17 VCC
Y16 VCC
Y15 VCC
Y14 VCC
Y13 VCC
Y12 VCC
Y11 VCC
Y10 VCC
Y9 VCC
Y8 VCC
Y7 VCC
Y6 VCC
Y5 VCC
Y4 VCC
Y3 VCC
Y2 VCC
Y1 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
U25 VCC
U24 VCC
U23 VCC
U22 VCC
U21 VCC
U20 VCC
U19 VCC
U18 VCC
U17 VCC
U16 VCC
U15 VCC
U14 VCC
U13 VCC
U12 VCC
U11 VCC
U10 VCC
U9 VCC
U8 VCC
U7 VCC
U6 VCC
U5 VCC
U4 VCC
U3 VCC
U2 VCC
U1 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

CORE SUPPLY

SENSE LINES

SVID

PEG AND DDR

POWER

VIDALERT#
VIDSCLK
VIDSOUT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE

VCCIO AH13
VCCIO AH10
VCCIO AG10
VCCIO Y10
VCCIO U10
VCCIO P10
VCCIO J10
VCCIO J14
VCCIO J13
VCCIO J12
VCCIO J11
VCCIO H14
VCCIO H12
VCCIO H11
VCCIO G14
VCCIO G13
VCCIO G12
VCCIO F14
VCCIO F13
VCCIO F12
VCCIO F11
VCCIO E14
VCCIO E12
VCCIO E11
VCCIO D14
VCCIO D13
VCCIO D12
VCCIO D11
VCCIO C14
VCCIO C13
VCCIO C12
VCCIO B14
VCCIO B12
VCCIO A14
VCCIO A13
VCCIO A12
VCCIO A11
VCCIO J23

AJ29 H_CPU_SVIDALRT#
AJ30 H_CPU_SVIDCLK
AJ28 H_CPU_SVIDDAT


AJ35
AJ34

B10
A10







0511-CHECK CAP.

VCCIO:8.5A



Reserve C846 & C847

For CRB VIDSOUT need to pull high 130 ohm clossr to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU





<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (VCC CORE)	
Title Size Custom	Document Number LA480
Date: Friday, January 06, 2012	Rev SD Sheet 8 of 103

SANDY
62.10055.421
2nd = 62.10040.771

SSID = CPU



D

C

B

A


BLANK

<Core Design>

緯創資通 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C		
Title <Title>		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 11 of 103	

VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

CAD Note: All VREF traces should have 20:20 mil trace geometry. Note that while 20 mil trace width is optimal, short violations is acceptable if required due to tight routing constraints.



D

C

B


A

BLANK

<Core Design>


緯創資通 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C		
Title <Title>		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 13	of 103

SSID = MEMORY




Note:
If SA0 DIM0 = 0, SA1 DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0 DIM0 = 1, SA1 DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32




Place these caps close to VTT1 and VTT2.




BLANK

<Core Design>




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR3-SODIMM2		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 16 of 103



L_DDC_DATA(K47):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display



Close to PCH
Close to PCH and keep 20mm away from other signal.





LVDS

Digital Display Interface


CRT

Notes:
1K 0.5% 0402

The recommended value for this external resistor is 1.0 k $\pm$ 0.5%. The CRT DAC outputs may be measured when the display is completely white. If CRT DAC signal voltage value is between 665 mV to 770 mV, then the video level is within VESA specification and the reference resistor value is optimal for the motherboard design.



DDI Port B Detect: (SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected



HDMI






PORT	DDI PCH Pin Names	HDMI/DVI Mapping
PORT-B	DDPB_0N	TMDSB_DATA2#
	DDPB_0P	TMDSB_DATA2#
	DDPB_1N	TMDSB_DATA1#
	DDPB_1P	TMDSB_DATA1#
	DDPB_2N	TMDSB_DATA0#
	DDPB_2P	TMDSB_DATA0#
	DDPB_3N	TMDSB_CLK
	DDPB_3P	TMDSB_CLK#
	DDPB_AUXN	NA
	DDPB_AUXP	NA
	DDPB_HPD	HDMI0B_HPD
	SDVO_CTRLCLK	HDMI0B_CTRLCLK
	SDVO_CTRLDATA	HDMI0B_CTRLDATA
	DDPC_CTRLCLK	DDPC_CTRLCLK
	DDPC_CTRLDATA	DDPC_CTRLDATA
	DDPC_AUXN	DDPC_AUXN

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH : LVDS/CRT/DDI	
Size	Document Number	Rev	SD
A3	LA480		
Date:	Friday, January 06, 2012	Sheet	17 of 103

SSID = PCH



For PPT USB3.0 feature




Utilize Port 9 for USB debug

- USB3.0 ext port 1
- USB2.0 ext port 4
- USB3.0 ext port 2
- BLUETOOTH
- CARD READER
- USB2.0 ext port 3
- Fingerprint
- Mini Card1 (WLAN)
- CAMERA

USB 2.0 Overcurrent Pin Default Usage			
Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC8#	Port 8, Port 9
OC1#	Port 2, Port 3	OC9#	Port 10, Port 11
OC2#	Port 4, Port 5	OC10#	Port 12, Port 13
OC3#	Port 6, Port 7	OC11#	Not Used

OC13# for Device 29 (Ports 0-7)
OC17-4# for Device 26 (Ports 8-13)




BOOT BIOS Strap		
GNT1#/GPI051	SATA16P/GPI019	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)

Gx8 USB Table


Pair	Device
0	X
1	USB3.0, ext port1
2	USB2.0, ext port4
3	USB3.0, ext port2
4	Bluetooth
5	CARD READER
6	X
7	X
8	3G
9	USB2.0, ext. port 3
10	Finger Print
11	Mini Card1 (WLAN)
12	CAMERA
13	X

```
For platforms not supporting Deep S4/S5
1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
2.DPWROK and RSMRST# will rise at the same time (connected on board)
3.SLP_SUS# and SUSACK# are left as 'no connect'
4.SUSWARN# used as SUSPWDRNACK/GPT030
```


Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.



Platforms supporting Deep S4/S5, but not with 10KR20-3-GP



SUS_ACK#: For non-DWS platforms, this signal can be left unconnected. Due to the internal pull-up on this signal it will be pulled high in order for the boot sequence to proceed.







SYS_PWR0K: the system is ready to start the exit from reset (de-asserts PLT_RST# to the processor)



PWROK: it indicates to PCH that its CORE well power is stable.



45 MPWROK
S0_Pwr_GOOD after PM_SLP_S3# delay 200 ms




This signal is used to control power planes to the Intel® ME sub-system. This signal will be asserted in M-off state. If M3 is not supported then SLP_A# will have the same timings as SLP_S3#.


For platforms supporting DEEP S4/S5 state, a low on this signal indicates that PCN is in Deep Sleep state and that EC/platform logic does not need to keep the Suspend Rails ON.
If high means EC must keep SUS rails ON.
If DEEP S4/S5 is not supported, then this pin can be left unconnected.

SSID = PCH

If PCIE port 1 is disabled, it will cause all PCIE port disabled



SSID = PCH




<Core Design>



SSID = PCH

6A




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			PCH : POWER1	
Size	Document Number	Rev		SD
A3	LA480			
Date:	Friday, January 06, 2012	Sheet	23	of 103

SSID = PCH



 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
PCH : POWER2			
Size A3	Document Number	LA480	Rev SD
Date:	Friday, January 06, 2012	Sheet	24 of 103

SSID = PCH



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH : VSS


Size A3 Document Number LA480 Rev SD

Date: Friday, January 06, 2012 Sheet 25 of 103

BLANK

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 26 of 103



SSID = Thermal



Thermal sensor

Close to S0-DIMM on top side.




between CPU, VGA and DIMM on bottom side


20110718 Carrey:
For Vendor suggestion, add 10k pull high to 3D3V_S0




SHDN --> 2N3904 ON External diode



pin6, ALERT# 0D
pin7, SYS_SHDN# 0D




20110718 Carrey:
For Vendor suggestion, add 390pF Cap. as closed to pin B/C and E of Q2803



CPU backside or inside the socket

CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width
and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
THERMAL SENSOR SMSC EMC2103			
Size	Document Number		Rev
A3	LA480		SD
Date:	Friday, January 06, 2012	Sheet 28 of	103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 30 of	103

25MHz XTAL







	C3103	C3148
VB480	15pF 78.15034.1FL	12pF
VB580	12pF 78.12034.1FL	12pF



71.08111.N03, IC PCIE CTRL RTL8111F-CGT QFN 48P

71.08111.J03, IC PCI-E RTL8111E-VL-CGT QFN 48P

8111F can use GPIO to inform system to do LAN PHY power down.




```
| High: Link up  
| Low: Link down  
|
```




BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 33 of	103

BLANK

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 34 of	103

BLANK


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB 3.0 Controller		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 35 of 103



Power Sequence








Run Power



1D5V_S0
MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			ADAPTER	
Size	Document Number	Rev		SD
A3	LA480			
Date:	Friday, January 06, 2012	Sheet	37	of 103

Adaptor in to generate DCBATOUT



DCIN14 for 14" VB480 & VB485
DCIN15 for 15" VB580 & VB585

BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		BATT_CONN	
Size	Document Number	LA480	Rev
Date: Friday, January 06, 2012	Sheet	39	of 103

SSID = charger

A8(ANNIE/ASTRO)
PR4007,PR4008

AD+ total power	R1	R2
65w	64.12425 .6DL	100K
80w	41 .2k	100K
90w	60 .4k	100K
120w	64.60425 .6DL	100K

STOP_CHG#
connects to KBC




















Charger Current=1.4~3.6A


<Core Design>

緯創資通 Wistron Corporation
23F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<Title>	Rev	SD
Size	Document Number LA480		
Date	Friday, January 06, 2012	Sheet	40 of 109






SSID = PWR.Plane.Regulator_5v3p3v






	Main source	2nd source
PU4301	84.03606.037 FDMS3606S-GP-U	
PU4302	84.03606.037 FDMS3606S-GP-U	
PU4303	84.03606.037 FDMS3606S-GP-U	
PU4304	84.03606.037 FDMS3606S-GP-U	




BOM control







	Main source	2nd source
PU4402	84.07608.037 FDMS7608S-GP	
PU4403	84.07608.037 FDMS7608S-GP	


BOM control




Design current: 22A




TPS51219 for 1D05V



SSID = PWR.Plane.Regulator_1p5v0p75v

SSID = PWR.Plane.Regulator_1p8v




<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PWM_1D8V_RT8015B		
Size	Document Number				Rev
Date	Friday, January 06, 2012				SD
Sheet	47	of	103		

TPS51461 for VCCSA




SSID = VIDEO

LVDS connector



LCD / Inverter Connector

CAMERA POWER




SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active




LCD POWER




For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En




CRT connector






CRT DDCDATA & DDCCLK level shift Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift



CRT RGB



<Core Design>


緯創資通

Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

CRT Connector		
File	LA480	
Size	Document Number	Rev
A2	LA480	SD
Date	Friday, January 06, 2012	Sheet 50 of 103


BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title eDP			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 52 of	103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size	Document Number		Rev
A4	LA480		SD
Date: Friday, January 06, 2012		Sheet 53 of	103

BLANK


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 54 of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number


LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 55 of 103


SATA HDD Connector



ODD Connector

SATA_RX- and SATA_RX+ Trace Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD

Current limit
Active High
typ =>2A

TI	74.02069.079	TPS2069DGNR	High Active
DIODES		AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD/ODD

Size

A3

Document Number

LA480

Rev

SD

Date:

Friday, January 06, 2012

Sheet

56

of



103

BLANK


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title E-SATA+USB		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 57 of 103

Int. Digital MIC for V series



Int. Mono Analog MIC for B series



INTERNAL STEREO SPEAKERS





Table 58.1 • Bi-direction ESD multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF

<Core Design>


緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.	
Title	
Audio Jack	
Size	Document Number
A2	LA480
Date	Rev
Friday, January 05, 2012	SD
Sheet 68	of 104

GIGA Lan Transformer



```
1st
68.IH601.301(Taimag) for 1000
68.HH035.301(Taimag) for 10/100
2nd
68.2413S.30A(Lankom) for 1000
68.H6441.301(Lankom) for 10/100
```



LAN Connector



TVS
83.00005.BAE
DIODE ARR SRV05-4.TCT SOT-23-6



83.09904.AAE
DIODE ESD AZC099-04S SOT23-6L

Swap for V480




SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH




4MB			
S08	Marconix	MX25L3206EM2I-12G	72.25320.C01
	Winbond	W25Q032BVSSIG	72.25Q32.A01
	Numonyx	N25Q032A13ESE40	72.25032.H01
8MB			
S08	Marconix	MX25L6406EM2I-12G	72.25640.D01
	Winbond	W25Q064CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40	72.25Q64.D01
16MB			
WS0N	Marconix	MX25L12836EZNI-10G	72.25128.X01
	Winbond	W25Q128BVEIG	72.25128.I01
	Numonyx	N25Q128A13EF840	72.25128.B03

SSID = RBATT




USB Board CONN.




Place U6102 close to USBCN1

USB3.0 Port4





SSID = User.Interface

Bluetooth conn.



BT Module pin definition is same as LA470

SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size

Document Number

Rev

A4

LA480

SD

Date

Friday, January 06, 2012


Sheet

63

of

103

Finger Printer Connector




<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Finger Printer Connector		
Size A4	Document Number LA480	Rev SD
Date Friday, January 06, 2012	Sheet 64	of 103

SSID = Wireless



Mini Card Connector(802.11a/b/g/n)



Place near MINI Card CONN



Reserve for AOAC



G6506~G6511
placement close close WLAN1
in bottom side

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: MINICARD(WLAN)/ITP CONN
Size A3 Document Number: LA480 Rev SD
Date: Friday, January 06, 2012 Sheet 65 of 103

SSID = Wireless

mSATA for V Series Only

Mini Card Connector(Full Card)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			WWAN Connector
Size	Document Number	Rev	SD
A3	LA480		
Date:	Friday, January 06, 2012	Sheet	66 of 103

BLANK



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 67 of 103

SSID = User.Interface



CHARGER LED




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED Bard/Power Button
Size	Document Number	Rev	SD
A3	LA480		
Date:	Friday, January 06, 2012	Sheet	68 of 103

SSID = KBC


Internal Keyboard Connector





* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

SSID = Touch.Pad




Normal Pad for B Series 5V
ClickPad for V Series 3.3V



	Models			
Synaptics P/N	B480	V480	B580	V580
TM-01146-006	✓			
TM-0202-001		✓		
TM-0206-001			✓	
TM-0204-001				✓
VDD	5V	3.3V	5V	3.3V
Fin 1	VDD	VDD	VDD	VDD
Fin 2	CLK	CLK	CLK	CLK
Fin 3	DAT	DAT	DAT	DAT
Fin 4	Left button	GND	GND	GND
Fin 5	Right button	NC	Left button	NC
Fin 6	GND	NC	Right button	NC

<Core Design>



<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size A4	Document Number LA480	Rev SD
------------	---------------------------------	------------------



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Dubug connector		
Size	Document Number	Rev
A4	LA480	SD
Date: Friday, January 06, 2012		Sheet 71 of 103

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 72 of 103

BLANK


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 73 of 103



BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 75 of	103

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 76 of 103



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number LA480	Rev SD
------------	---------------------------------	------------------

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 78 of 103

RFID




Table 80.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11

Table 80.2- EEPROM multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
RF ID	
Size A4	Document Number LA480
Date: Friday, January 06, 2012	Rev SD
Sheet 80 of 103	

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number




LA480

Rev
SD

Date: Friday, January 06, 2012




Sheet 81 of 103

R8201 and R8203 Dual layout with TR8201






SPEC. (DG-05587-001_v03_p.160)
Pull down IFPxy IOVDD with 10k Ω resistor.
Pull down IFPxy PLLVDD with 10k Ω resistor.
The other IO pins can be NC, this includes unused data lines.

[illegible]





NVVDD Decoupling Requirement
(DG-05587-001_v03_p.56_Table 7)

Capacitor Type	Footprint	Population	Location
4.7uF	X6S	0603	15
0.1uF	X7R	0402	8
47uF	X5R	0805	1
22uF	X5R	0805	1
4.7uF	X5R	0805	5

X7R (+/-15%、-55~125℃)
X6S (+/-22%、-55~105℃)
X5R (+/-15%、-55~85℃)

VDD33 Decoupling (DG-05587-001_v03_p.57_Table 8)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	3
1uF	X5R	0402	2
4.7uF	X5R	0603	1

X7R (+/-15%、-55~125℃)
X5R (+/-15%、-55~85℃)

<Core Design>

緯創資通

Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

File

N13P GPU (5/5): PWR/GND

Rev

SD

Size

Document Number

LA48

Date:

Friday, January 06, 2012



Sheet

87

of

103

VIDEO FRAME BUFFER PORT A



128 X 16
72.52G63.A0U
72.42164.D0U IC VRAM K4W2G1646C-HC11 FBGA96

```
64 X 16
72.51G63.H0U IC VRAM H5TQ1G63DFR-11C FBGA 96BALLS
72.41646.Q0U IC VRAM K4W1G1646G-BC11 FBGA 96BALLS
```

128Mx16:

hynix - H5TQ2G63BFR-11C
Samsung - K4W2G1646C-HC11



64Mx16:

Hynix - H5TQ1G63DFR-11C
Samsung - K4W1G1646G-BC11

Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout
(DG-05587-001_v03_p.87_Table 23)

Capacitor Type		Footprint	Population	Location
0.1uF	X7R	0402	4	Close to VRAM
1uF	X7R	0603	8	Close to VRAM

X7R (+/-15%、-55~125℃)
*Per clamshell pair





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CHANNEL-A_VRAM1,2 (1/4)
-------	--------------------------------

Size A3	Document Number LA48	Rev SD
Date: Friday, January 06, 2012	Sheet 88 of 103	



VIDEO FRAME BUFFER PORT A



Combined Memory FBVDD/Q Decoupling DDR3×16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	Close to VRAM
1uF	X7R	0603	Close to VRAM

X7R (+/-15% ~ -55-125°C)
*Per clamshell pair






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title	CHANNEL-A_VRAM3,4 (2/4)		
Size A3	Document Number	Rev	
	LA48	SD	
Date: Friday, January 06, 2012	Sheet 89	of 103	

VIDEO FRAME BUFFER PORT C




Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	Close to VRAM
1uF	X7R	0603	Close to VRAM


X7R (+/-15%、-55-125°C)
*Per clamshell pair



VIDEO FRAME BUFFER PORT C





FB CMD mapping Mode D-N13x



Combined Memory FBVDD/Q Decoupling DDR3×16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	4
1uF	X7R	0603	8

X7R (+/-15%、-55-125℃)
*Per clamshell pair




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CHANNEL-C_VRAM7,8 (4/4)**

Size A3 Document Number **LA48** Rev SD
Date: Friday, January 06, 2012 Sheet 91 of 103


SSID = PWR.Plane.Regulator_GFX



1D5V_VGA_S0

The schematic diagram illustrates the power management section of the A64 SoC, featuring several power planes and control signals. Key components and their values are as follows:

- Power Planes:**
 - 1D5V_S3:** Connected to the top of the U9301 regulator.
 - 1D5V_VGA_S0:** Connected to the top of the TC9301 regulator.
 - 3D3V_S0:** Connected to the bottom of the R9318 resistor.
 - 3D3V_VGA_S0:** Connected to the bottom of the PR9315 resistor.
- Regulators and Transistors:**
 - U9301:** AO4494L-GP, 84.04494.037, 2nd = 84.04168.037, OPS.
 - TC9301:** SE330U2D5VDM-1GP, OPS.
 - Q9303:** NDS0610-NL-GP, 84.S0610.B31, 2ND = 84.00610.C31, OPS.
 - Q9304:** 2N7002K-2-GP, 84.2N702.J31, 2ND = 84.2N702.J31, OPS.
 - Q9309:** 2N7002KDW-GP, OPS.
- Resistors:**
 - R9315:** 10KR2J-3-GP, OPS.
 - R9316:** 10KR2J-2-GP, DY.
 - R9317:** 10KR2J-3-GP, OPS.
 - R9318:** 10KR2J-3-GP, OPS.
 - R9319:** 10KR2J-2-GP, OPS.
 - R9320:** 10KR2J-3-GP, OPS.
 - R9321:** 10KR2J-3-GP, OPS.
 - R9322:** 10KR2J-3-GP, OPS.
 - R9323:** 10KR2J-3-GP, OPS.
 - R9324:** 10KR2J-3-GP, OPS.
 - R9325:** 10KR2J-3-GP, OPS.
 - R9326:** 10KR2J-3-GP, OPS.
 - R9327:** 10KR2J-3-GP, OPS.
 - R9328:** 10KR2J-3-GP, OPS.
 - R9329:** 10KR2J-3-GP, OPS.
 - R9330:** 10KR2J-3-GP, OPS.
 - R9331:** 10KR2J-3-GP, OPS.
 - R9332:** 10KR2J-3-GP, OPS.
 - R9333:** 10KR2J-3-GP, OPS.
 - R9334:** 10KR2J-3-GP, OPS.
 - R9335:** 10KR2J-3-GP, OPS.
 - R9336:** 10KR2J-3-GP, OPS.
 - R9337:** 10KR2J-3-GP, OPS.
 - R9338:** 10KR2J-3-GP, OPS.
 - R9339:** 10KR2J-3-GP, OPS.
 - R9340:** 10KR2J-3-GP, OPS.
 - R9341:** 10KR2J-3-GP, OPS.
 - R9342:** 10KR2J-3-GP, OPS.
 - R9343:** 10KR2J-3-GP, OPS.
 - R9344:** 10KR2J-3-GP, OPS.
 - R9345:** 10KR2J-3-GP, OPS.
 - R9346:** 10KR2J-3-GP, OPS.
 - R9347:** 10KR2J-3-GP, OPS.
 - R9348:** 10KR2J-3-GP, OPS.
 - R9349:** 10KR2J-3-GP, OPS.
 - R9350:** 10KR2J-3-GP, OPS.
 - R9351:** 10KR2J-3-GP, OPS.
 - R9352:** 10KR2J-3-GP, OPS.
 - R9353:** 10KR2J-3-GP, OPS.
 - R9354:** 10KR2J-3-GP, OPS.
 - R9355:** 10KR2J-3-GP, OPS.
 - R9356:** 10KR2J-3-GP, OPS.
 - R9357:** 10KR2J-3-GP, OPS.
 - R9358:** 10KR2J-3-GP, OPS.
 - R9359:** 10KR2J-3-GP, OPS.
 - R9360:** 10KR2J-3-GP, OPS.
 - R9361:** 10KR2J-3-GP, OPS.
 - R9362:** 10KR2J-3-GP, OPS.
 - R9363:** 10KR2J-3-GP, OPS.
 - R9364:** 10KR2J-3-GP, OPS.
 - R9365:** 10KR2J-3-GP, OPS.
 - R9366:** 10KR2J-3-GP, OPS.
 - R9367:** 10KR2J-3-GP, OPS.
 - R9368:** 10KR2J-3-GP, OPS.
 - R9369:** 10KR2J-3-GP, OPS.
 - R9370:** 10KR2J-3-GP, OPS.
 - R9371:** 10KR2J-3-GP, OPS.
 - R9372:** 10KR2J-3-GP, OPS.
 - R9373:** 10KR2J-3-GP, OPS.
 - R9374:** 10KR2J-3-GP, OPS.
 - R9375:** 10KR2J-3-GP, OPS.
 - R9376:** 10KR2J-3-GP, OPS.
 - R9377:** 10KR2J-3-GP, OPS.
 - R9378:** 10KR2J-3-GP, OPS.
 - R9379:** 10KR2J-3-GP, OPS.
 - R9380:** 10KR2J-3-GP, OPS.
 - R9381:** 10KR2J-3-GP, OPS.
 - R9382:** 10KR2J-3-GP, OPS.
 - R9383:** 10KR2J-3-GP, OPS.
 - R9384:** 10KR2J-3-GP, OPS.
 - R9385:** 10KR2J-3-GP, OPS.
 - R9386:** 10KR2J-3-GP, OPS.
 - R9387:** 10KR2J-3-GP, OPS.
 - R9388:** 10KR2J-3-GP, OPS.
 - R9389:** 10KR2J-3-GP, OPS.
 - R9390:** 10KR2J-3-GP, OPS.
 - R9391:** 10KR2J-3-GP, OPS.
 - R9392:** 10KR2J-3-GP, OPS.
 - R9393:** 10KR2J-3-GP, OPS.
 - R9394:** 10KR2J-3-GP, OPS.
 - R9395:** 10KR2J-3-GP, OPS.
 - R9396:** 10KR2J-3-GP, OPS.
 - R9397:** 10KR2J-3-GP, OPS.
 - R9398:** 10KR2J-3-GP, OPS.
 - R9399:** 10KR2J-3-GP, OPS.
 - R9400:** 10KR2J-3-GP, OPS.
 - R9401:** 10KR2J-3-GP, OPS.
 - R9402:** 10KR2J-3-GP, OPS.
 - R9403:** 10KR2J-3-GP, OPS.
 - R9404:** 10KR2J-3-GP, OPS.
 - R9405:** 10KR2J-3-GP, OPS.
 - R9406:** 10KR2J-3-GP, OPS.
 - R9407:** 10KR2J-3-GP, OPS.
 - R9408:** 10KR2J-3-GP, OPS.
 - R9409:** 10KR2J-3-GP, OPS.
 - R9410:** 10KR2J-3-GP, OPS.
 - R9411:** 10KR2J-3-GP, OPS.
 - R9412:** 10KR2J-3-GP, OPS.
 - R9413:** 10KR2J-3-GP, OPS.
 - R9414:** 10KR2J-3-GP, OPS.
 - R9415:** 10KR2J-3-GP, OPS.
 - R9416:** 10KR2J-3-GP, OPS.
 - R9417:** 10KR2J-3-GP, OPS.
 - R9418:** 10KR2J-3-GP, OPS.
 - R9419:** 10KR2J-3-GP, OPS.
 - R9420:** 10KR2J-3-GP, OPS.
 - R9421:** 10KR2J-3-GP, OPS.
 - R9422:** 10KR2J-3-GP, OPS.
 - R9423:** 10KR2J-3-GP, OPS.
 - R9424:** 10KR2J-3-GP, OPS.
 - R9425:** 10KR2J-3-GP, OPS.
 - R9426:** 10KR2J-3-GP, OPS.
 - R9427:** 10KR2J-3-GP, OPS.
 - R9428:** 10KR2J-3-GP, OPS.
 - R9429:** 10KR2J-3-GP, OPS.
 - R9430:** 10KR2J-3-GP, OPS.
 - R9431:** 10KR2J-3-GP, OPS.
 - R9432:** 10KR2J-3-GP, OPS.
 - R9433:** 10KR2J-3-GP, OPS.
 - R9434:** 10KR2J-3-GP, OPS.
 - R9435:** 10KR2J-3-GP, OPS.
 - R9436:** 10KR2J-3-GP, OPS.
 - R9437:** 10KR2J-3-GP, OPS.
 - R9438:** 10KR2J-3-GP, OPS.
 - R9439:** 10KR2J-3-GP, OPS.
 - R9440:** 10KR2J-3-GP, OPS.
 - R9441:** 10KR2J-3-GP, OPS.
 - R9442:** 10KR2J-3-GP, OPS.
 - R9443:** 10KR2J-3-GP, OPS.
 - R9444:** 10KR2J-3-GP, OPS.
 - R9445:** 10KR2J-3-GP, OPS.
 - R9446:** 10KR2J-3-GP, OPS.
 - R9447:** 10KR2J-3-GP, OPS.
 - R9448:** 10KR2J



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number LA480	Rev SD
------------	---------------------------------	------------------

Date: Friday, January 06, 2012 Sheet 93 of 103

D

C

B

A

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C		
Title <Title>		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 94	of 103


BLANK

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 95 of 103

BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TOUCH PANEL			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 96 of	103


CPU Plate






VGA Std-Off





MINI PCIE



14" Structure boss



For Discharge




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	UNUSED PARTS/EMI Capacitors	
Size	Document Number	Rev
A3	LA480	SD
Date:	Friday, January 06, 2012	Sheet 97 of 103

(Blanking)

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size	Document Number	Rev
A4	LA480	SD
Date: Friday, January 06, 2012		Sheet 98 of 103


Intel-Power Sequence
(S5-to-S0-to-S5)



Intel PCH Pin Name	Main board PCH Pin Name
VccSUS (5V/3V)	3D3V_AUX_S5
PWRBTN#	PM_PWRBTN#
SLP_A#	SLP_A#
SLP_LAN#	SLP_LAN#
SLP_S5#	PM_SLP_S5#
SLP_S4#	PM_SLP_S4#
SLP_S3#	PM_SLP_S3#
VccASW/ VccSPI	VccASW/ VccSPI
Vcc_WLAN	+3V_MINI_WLAN
PWROK/APWROK	S0_PWR_GOOD
CL_RST#	CL_RST#
VCCPLL	1D8V_S0
VDDQ	1D5V_S0
VR_VDDQ_PWRGOOD	VDDPWRGOOD
VCCSA	VCCSA
IMVP7_VR_EN	D85V_PWRGD
VccCore	VCC_CORE
VccAXG	VCC_GFXCORE
IMVP7_PWRGD	IMVP_PWRGD
SYS_PWROK	SYS_PWRGD
PWROK	S0_PWR_GOOD
DRAMPWROK	PM_DRAM_PWRGD
UNCOREPWRGOOD	H_CPUPWRGD
PLTRST#	PLT_RST#

(S3-to-S0-to-S3)






<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Block Diagram		
Size	Document Number	Rev
A3	LA480	SD
Date:	Friday, January 06, 2012	Sheet 100 of 103


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size	Document Number	Rev
A4	LA480	SD
Date:	Friday, January 06, 2012	Sheet 103 of 103